- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379008 > CY29948AI (CYPRESS SEMICONDUCTOR CORP) 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | CY29948AI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer |
| 中文描述： | 29948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 108K |
| 代理商： | CY29948AI |
2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
CY29948
Cypress Semiconductor Corporation
Document #: 38-07288 Rev. *B
3901 North First Street
San Jose
CA 95134
Revised December 22, 2002
408-943-2600
48
Features
2.5V or 3.3V operation
200-MHz clock support
LVPECL or LVCMOS/LVTTL clock input
LVCMOS-/LVTTL-compatible inputs
12 clock outputs: drive up to 24 clock lines
Synchronous Output Enable
Output three-state control
250 ps max. output-to-output skew
Pin compatible with MPC948, MPC948L, MPC9448
Available in Commercial and Industrial temp. range
32-pin TQFP package
Description
The CY29948 is a low-voltage 200-MHz clock distribution buff-
er with the capability to select either a differential LVPECL or
a LVCMOS/LVTTL compatible input clock. The two clock
sources can be used to provide for a test clock as well as the
primary system clock. All other control inputs are LVC-
MOS/LVTTL compatible. The 12 outputs are LVCMOS or LVT-
TL compatible and can drive 50
series or parallel terminated
transmission lines. For series terminated transmission lines,
each output can drive one or two traces giving the device an
effective fanout of 1:24. The outputs can also be three-stated
via the three-state input TS#. Low output-to-output skews
make the CY29948 an ideal clock distribution buffer for nested
clock trees in the most demanding of synchronous systems.
The CY29948 also provides a synchronous output enable in-
put for enabling or disabling the output clocks. Since this input
is internally synchronized to the input clock, potential output
glitching or runt pulse generation is eliminated.
Block Diagram
Pin Configuration
PECL_CLK
PECL_CLK#
0
1
TCLK
TCLK_SEL
SYNC_OE
TS#
VDD
VDDC
12
Q0-Q11
CY29948
V
Q
V
Q
V
Q
V
Q
Q
V
Q
V
Q
V
Q
V
VSS
Q4
VDDC
Q5
VSS
Q6
VDDC
Q7
TCLK_SEL
TCLK
PECL_CLK
PECL_CLK#
SYNC_OE
TS#
VDD
VSS
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
1
1
1
1
1
1
1
3
3
3
2
2
2
2
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY29948AIT | 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer |
| CY29972 | 3.3V, 125-MHz Multi-Output Zero Delay Buffer |
| CY29972AI | 3.3V, 125-MHz Multi-Output Zero Delay Buffer |
| CY2CC1910OCT | 1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1910OIT | 1:10 Clock Fanout Buffer with Output Enable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY29948AIT | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer |
| CY29948AXC | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 2.5V or /3.3V 200MHz COM RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CY29948AXCT | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 2.5V or /3.3V 200MHz COM RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CY29948AXI | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 2.5V or /3.3V 200MHz IND RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CY29948AXIT | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 2.5V or /3.3V 200MHz IND RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。