- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378482 > CY28326OC (CYPRESS SEMICONDUCTOR CORP) FTG for VIA PT880 Serial Chipset PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28326OC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | FTG for VIA PT880 Serial Chipset |
| 中文描述： | 333.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁(yè)數(shù)： | 5/23頁(yè) |
| 文件大?。?/td> | 288K |
| 代理商： | CY28326OC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
CY28326
Document #: 38-07616 Rev. *A
Page 5 of 23
Byte Configuration Map
46
....
....
....
....
Acknowledge from slave
Data Byte /Slave Acknowledges
Data Byte N –8 bits
Acknowledge from slave
Stop
38
Acknowledge
Data byte 1 from slave – 8 bits
Acknowledge
Data byte 2 from slave – 8 bits
Acknowledge
Data bytes from slave / Acknowledge
Data Byte N from slave – 8 bits
NOT Acknowledge
Stop
46:39
47
55:48
56
....
....
....
...
Table 5. Block Read and Block Write protocol
(continued)
Table 6. Byte Read and Byte Write protocol
Byte Write Protocol
Description
Byte Read Protocol
Description
Bit
1
8:2
9
10
18:11
19
27:20
28
29
Bit
1
8:2
9
10
18:11
19
20
27:21
28
29
37:30
38
39
Start
Slave address – 7 bits
Write
Acknowledge from slave
Command Code – 8 bits
Acknowledge from slave
Data byte – 8 bits
Acknowledge from slave
Stop
Start
Slave address – 7 bits
Write
Acknowledge from slave
Command Code – 8 bits
Acknowledge from slave
Repeated start
Slave address – 7 bits
Read
Acknowledge from slave
Data from slave – 8 bits
NOT Acknowledge
Stop
Byte 0: Control Register
Bit
7
6
5
4
3
@Pup
HW
HW
HW
HW
0
Name/Pin Affected
FSD
FSC
FSB
FSA
Test bit
Description
HW Frequency selection bits [3:0]. See table 2.
Power up latched value
Don’t change, Default =0
2
1
CPU[T/C]2
CPU[T/C]2 Output Enable
0 = Disabled (tri-sate), 1 = Enabled
CPU[T/C]1 Output Enable
0 = Disabled (tri-sate), 1 = Enabled
CPU[T/C]0 Output Enable
0 = Disabled (tri-sate), 1 = Enabled
1
1
CPU[T/C]1
0
1
CPU[T/C]0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28326OCT | FTG for VIA PT880 Serial Chipset |
| CY28326OXC | Single Pole Normally Open: 1-Form-A |
| CY28326OXCT | Single Pole Normally Open: 1-Form-A |
| CY28341-2 | Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems |
| CY29962 | 2.5V/3.3V, 150-MHz Multi-Output Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28326OCT | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:FTG for VIA PT880 Serial Chipset |
| CY28326OXC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY28326OXCT | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:FTG for VIA PT880 Serial Chipset |
| CY28326SPC | 制造商:Cypress Semiconductor 功能描述: |
| CY28329 | 制造商:SPECTRALINEAR 制造商全稱(chēng):SPECTRALINEAR 功能描述:133 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。