參數(shù)資料
型號: CY28326OC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: XO, clock
英文描述: FTG for VIA PT880 Serial Chipset
中文描述: 333.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: SSOP-48
文件頁數(shù): 21/23頁
文件大?。?/td> 288K
代理商: CY28326OC
CY28326
Document #: 38-07616 Rev. *A
Page 21 of 23
Test and Measurement Set-up
For Differential CPU and SRC Output Signals
The following diagram shows lumped test load configurations
for the differential Host Clock Outputs.
CPUT
T
PCB
T
PCB
CPUC
33
33
49.9
49.9
Measurement
Point
2pF
475
IREF
Measurement
Point
2pF
Figure 15. 0.7V Load Configuration
Table 9. CPU Clock Current Select Function
Board Target Trace/Term Z
50 Ohms
Reference R, I
REF
– V
DD
(3*R
REF
)
R
REF
= 475 1%, I
REF
= 2.32mA
Output Current
I
OH
= 6*I
REF
V
OH
@ Z
0.7V @ 50
Figure 16. Lumped Load For Single-ended Output Signals (for AC Parameters Measurement)
0V
3.3V
2.4V
0.4V
1.5V
tDC
Tf
Tr
Output under Test
Probe
Loas
Cap
Ordering Information
Part Number
Package Type
Product Flow
Commercial, 0
°
to 70
°
C
Commercial, 0
°
to 70
°
C
CY28326OC
CY28326OCT
48-pin SSOP
48-pin SSOP – Tape and Reel
Lead Free (Planned)
CY28326OXC
CY28326OXCT
48-pin SSOP
48-pin SSOP – Tape and Reel
Commercial, 0
°
to 70
°
C
Commercial, 0
°
to 70
°
C
相關(guān)PDF資料
PDF描述
CY28326OCT FTG for VIA PT880 Serial Chipset
CY28326OXC Single Pole Normally Open: 1-Form-A
CY28326OXCT Single Pole Normally Open: 1-Form-A
CY28341-2 Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems
CY29962 2.5V/3.3V, 150-MHz Multi-Output Zero Delay Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28326OCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PT880 Serial Chipset
CY28326OXC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28326OXCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PT880 Serial Chipset
CY28326SPC 制造商:Cypress Semiconductor 功能描述:
CY28329 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:133 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs