
–1–
E93831C52–ST
CXK77910ATM/AYM
-10/12
131,072-word by 9-bit High-Speed Synchronous Static RAM
Description
The CXK77910ATM/AYM are high-speed CMOS
synchronous static RAMs with common I/O pins,
organized
as
131,072-word-by-9-bit.
synchronous SRAMs integrate input registers, high
speed SRAM and output registers onto a single
monolithic IC. All input signals are latched at the positive
edge of an external clock (CLK). The RAM data from the
previous cycle is presented at the positive edge of the
subsequent clock cycle. Write operation is initiated by
the positive edge of CLK and is internally self-timed.
This feature eliminates complex off-chip write pulse
generation and provides increased flexibility for
incoming signals. 100MHz operation is obtained from a
single 5V power supply.
These
Function
There are three possible user transactions with the
STRAM — read operation, write operation and deselect
operation.
The read operation requires WE = "HIGH" and OE =
CE = "LOW" on the positive edge of CLK.
The memory location pointed to by the contents of the
Address registers is read internally and the contents of
the location are captured in the Data-out registers on the
next positive edge of CLK. The state of Data-out will
reflect the contents of the Data-out registers.
The write operation requires CE = WE = "LOW" on
the positive edge of CLK. The memory location pointed
to by the contents of the Address registers is written with
the contents of the Data-in registers. The write operation
is entirely self-timed, eliminating critical timing edges.
The deselect cycle requires CE = "HIGH" or OE = WE
= "HIGH" on the positive edge of CLK. Write operation
and internal read operation are disabled during the clock
cycle. The data outputs are forced to a high impedance
state during the next clock cycle. During the deselect
cycle by CE = "HIGH", STRAM turns to power down
mode.
Structure
Silicon gate CMOS IC
Features
Fast cycle time:
CXK77910ATM/AYM-10
CXK77910ATM/AYM-12
Fast clock to data valid
CXK77910ATM/AYM-10
CXK77910ATM/AYM-12
High speed, low power consumption
Single +5V power supply: 5V ± 5%
Separate output power supply: 3.15V to 5.25V
Inputs and outputs are TTL compatible (3.3V I/O
compatible)
Common data input and output
All inputs and outputs are registered on a single clock
edge
Self-timed write cycle
Package line-up: 400mil 44 pin TSOP II with 0.8mm
pitch
(Cycle) (Frequency)
10.0ns
12.5ns
100MHz
80MHz
5.5ns
6.5ns
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication
or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony
cannot assume responsibility for any problems arising out of the use of these circuits.
CXK77910ATM
44-pin TSOP(II)(Plastic)
CXK77910AYM
44-pin TSOP(II)(Plastic)