- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD2724AQ-1 (Sony Corporation) Single-Chip Dolby Pro Logic Surround Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2724AQ-1 |
| 廠商： | Sony Corporation |
| 英文描述： | Single-Chip Dolby Pro Logic Surround Decoder |
| 中文描述： | 單片杜比定向邏輯環(huán)繞聲解碼器 |
| 文件頁數(shù)： | 62/65頁 |
| 文件大?。?/td> | 611K |
| 代理商： | CXD2724AQ-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁
– 62 –
CXD2724AQ-1
Appendix 1. Soft Mute
The condition where the final volume coefficient data connected to the CXD2724Q output of each mode is off
(= 0000H) is called "soft mute".
(Soft mute cannot be applied in bypass mode.)
Table 9 shows the coefficients that should be set to 0000H in each mode during soft mute. Table 9 also
includes the loop input volume coefficients and feedback volume coefficients for modes which contain a
feedback loop.
KLV (00), KRV (01), KCV (02), KSV (03), KLd (0e), KRd (0f), KCd (10), KSd (11),
Kfb (12), KDV1 (21), KDV2 (22), KDV3 (23), KLRm1 (24), KLRm2 (25), KLRm3 (26),
KL (f2), KR (f3), KH (f4), KP (f5), KCH (f6), KCP (f7), KS (f8)
attV (f1), KL (f2), KR (f3), KCP (f7), KS (f8)
Same as Pro Logic mode
Same as Pro Logic or Virtual mode
KLsri (0c), KRsri (0d), Kfb (0e), KLod (32), KRod (33), KSod (34), KCod (37)
Pro Logic mode
Virtual mode
Dolby 3 Stereo mode
Noise sequencer mode
SFC mode
Mode name
Coefficient name (Address [H])
Table 9. Recommended Mute Coefficients
RAM Initialization
Although this LSI contains a number of RAM, there is no clear function and the like. Therefore, it is impossible
to predict the type of data existing in the RAM after power-on. Also, the previous mode's data remains even
after the mode is changed, possibly causing momentary noise. If these problems cannot be handled by the
system mute, apply soft mute for a time equal to the maximum delay time of the delay RAM (varies according
to the mode and coefficient settings) during power-on and when changing the mode. This clears all the RAM.
Example 1)
When using 20.0ms for the passive decoder and 14.8ms for the simple SFC delay line
The maximum delay time is 20.0ms, so soft mute must be applied continuously for 20.0ms.
Example 2)
When using the delay RAM in SFC mode with 1/2 decimation
Comb filter delay time = 36.0ms
All pass filter delay time = 16.8ms
The maximum delay time is 36.0ms, so soft mute must be applied for 36.0ms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2917 | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2951GA-4 | Single Chip GPS LSI |
| CXD2956AGL-1 | GPS Baseband LSI |
| CXD3003 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2724AQ-3 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2728Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2917 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2930BR | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:GPS LSI with Built-in 32-bit RISC CPU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。