- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD2724AQ-1 (Sony Corporation) Single-Chip Dolby Pro Logic Surround Decoder PDF資料下載
參數(shù)資料
| 型號： | CXD2724AQ-1 |
| 廠商： | Sony Corporation |
| 英文描述： | Single-Chip Dolby Pro Logic Surround Decoder |
| 中文描述： | 單片杜比定向邏輯環(huán)繞聲解碼器 |
| 文件頁數(shù)： | 21/65頁 |
| 文件大?。?/td> | 611K |
| 代理商： | CXD2724AQ-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
– 21 –
CXD2724AQ-1
Data section write begins after XLAT rises, and here also transfer must be performed with LSB first, with tDS
and tDH restrictions. In addition, after XLAT rises at the starting point for sending the data section, wait for 3t +
20ns or more for the first SCK rise (tLSD).
When 16 bits of this write is repeated, REDY goes Low within 4t + 50ns, and the microcomputer is informed of
waiting status for the SV cycle, which is the dedicated data rewrite cycle, by the microcomputer interface
(tSBD).
When REDY goes High again, the corresponding data is written.
The next communication can be restarted by using the REDY signal as follows.
When REDY = Low, the SCK for the next transfer can rise (tBSP
≥
20ns).
In the same way, when REDY = Low, the XLAT for the next transfer can fall (tLDR
≥
20ns).
REDY will fall due to this communication, but it is prohibited for XLAT to rise for the next transfer before REDY
rises. Make sure that the next XLAT rises after REDY rises (tRLP
≥
20ns).
In order to restart the next transfer without using the REDY signal, the following conditions must be observed:
There should be 2t + 40ns or more left between the SCK rise for the final data section and the SCK rise for
the next transfer (tSS).
In the same way, the XLAT for the next transfer can fall after waiting for 3t + 20ns or more after the final
data section SCK rise (tSLD).
The tSS and tSLD here are shorter times than tSBD
≤
4t + 50ns, so these are rather loose restrictions.
However, even in this case the XLAT rise for the next transfer must come after REDY rises (tRLP
≥
20ns).
Further, the restriction for the XLAT fall at the starting point of this transfer from tSLD can be:
tSLD
≥
3t + 20ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2917 | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2951GA-4 | Single Chip GPS LSI |
| CXD2956AGL-1 | GPS Baseband LSI |
| CXD3003 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2724AQ-3 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2728Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2917 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2930BR | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:GPS LSI with Built-in 32-bit RISC CPU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。