- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD2724AQ-1 (Sony Corporation) Single-Chip Dolby Pro Logic Surround Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2724AQ-1 |
| 廠商： | Sony Corporation |
| 英文描述： | Single-Chip Dolby Pro Logic Surround Decoder |
| 中文描述： | 單片杜比定向邏輯環(huán)繞聲解碼器 |
| 文件頁(yè)數(shù)： | 22/65頁(yè) |
| 文件大小： | 611K |
| 代理商： | CXD2724AQ-1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
– 22 –
CXD2724AQ-1
6. Setup Register
When the setup register is selected in microcomputer interface transfer mode, the following settings are
possible for hardware such as the serial audio interface and DAC, and for software such as the Dolby Pro
Logic Surround decoder.
The setup register has a total of four fields, and 16 bits of setup information can be stored per field. However,
when this LSI is reset, the setup register contents are also reset to the settings shown in the "When reset"
column in Tables 6-1 to 6-4 below.
(1) Field A
SQA15
SQA14
SQA13
SQA12
SQA11,
SQA10
SQA09,
SQA08
SQA07,
SQA06
SQA05,
SQA04
SQA03 to
SQA00
DSP bypass mode
0: OFF
1: ON
Noise sequencer
0: OFF
1: ON
Virtualizer
0: OFF
1: ON
Compensation filter
0: OFF
1: ON
Decimation ratio setting SQA11 SQA10
(SFC mode only)
Be sure to also set
SQC07 and SQC06.
0
0
1
0
1
0
: 1/1 (No decimation)
: 1/2 decimation
: 1/3 decimation
Dolby 3 Stereo
SQA09 SQA08
0
0
0
1
: OFF
: ON
Reserve bit
Be sure to set both bits Low when changing the
setup register Field A settings.
SFC mode
SQA05 SQA04
0
0
0
1
: OFF
: ON
Reserve bit
Be sure to set both bits Low when changing the
setup register Field A settings.
OFF
OFF
OFF
OFF
1/1
(No decimation)
OFF
all "L"
OFF
all "L"
Table 6-1. Setup Register Field A
Bit names are indicated by the field name and the bit number. The bit names for Field A are SQA00 to
SQA15, and the first three letters of the bit names for Fields B, C and D are SQB, SQC and SQD,
respectively.
Data
section bit
Control contents
When reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2917 | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2951GA-4 | Single Chip GPS LSI |
| CXD2956AGL-1 | GPS Baseband LSI |
| CXD3003 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2724AQ-3 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2728Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2917 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2930BR | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:GPS LSI with Built-in 32-bit RISC CPU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。