- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16461 > CDB4955A (Cirrus Logic Inc)EVALUATION BOARD FOR CS4955A PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB4955A |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 7/60頁 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR CS4955A |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 視頻，視頻處理 |
| 嵌入式： | 是，其它 |
| 已用 IC / 零件： | CS4955 |
| 主要屬性： | NTSC/PAL 數(shù)字視頻編碼器 |
| 次要屬性： | 圖形用戶界面，RS-232 接口 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | CS4954-CQZR-ND - IC VID ENCODER NTSC/PAL 48-TQFP 598-1682-ND - IC VIDEO ENCODER NTSC/PAL 48TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
CS4954 CS4955
DS278F6
15
4.12 Teletext Services
The CS4954/5 encodes the most common teletext
formats, such as European Teletext, World Stan-
dard Teletext (PAL and NTSC), and North Ameri-
can Teletext (NABTS).
Teletext data can be inserted in any of the TV lines
(blanking lines as well as active lines). In addition
the blanking lines can be individually allocated for
Teletext instantiation.
The input timing for teletext data is user program-
mable. See the section Teletext Services for further
details.
Teletext data can be independently inserted on ei-
ther one or all of the CVBS_1, CVBS_2, or S-video
signals.
4.13 Wide-Screen Signaling Support and
CGMS
Insertion of wide-screen signal encoding for PAL
and NTSC standards is supported and CGMS
(Copy Generation Management System) for NTSC
in Japan. Wide-screen signals are inserted in lines
23 and 336 for PAL, and lines 20 and 283 for
NTSC.
4.14 VBI Encoding
This chip supports the transmission of control sig-
nals in the vertical blanking time interval according
to SMPTE RP 188 recommendations. VBI encoded
data can be independently inserted into any or all of
CVBS_1, CVBS_2 or S-video signals.
4.15 Control Registers
The control and configuration of the CS4954/5 is
accomplished primarily through the control regis-
ter block. All of the control registers are uniquely
addressable via the internal address register. The
control register bits are initialized during device
RESET.
See the Programming section of this data sheet for
the individual register bit allocations, bit operation-
al descriptions, and initialization states.
4.16 Testability
The digital circuits are completely scanned by an
internal scan chain, thus providing close to 100%
fault coverage.
5.
OPERATIONAL DESCRIPTION
5.1
Reset Hierarchy
The CS4954/5 is equipped with an active low asyn-
chronous reset input pin, RESET. RESET is used to
initialize the internal registers and the internal state
machines for subsequent default operation. See the
electrical and timing specification section of this
data sheet for specific CS4954/5 device RESET
and power-on signal timing requirements and re-
strictions.
While the RESET pin is held low, the host interface
in the CS4954/5 is disabled and will not respond to
host-initiated bus cycles. All outputs are valid after
a time period following RESET pin low.
A device RESET initializes the CS4954/5 internal
registers to their default values as described by Ta-
ble 9, Control Registers. In the default state, the
CS4954/5 video DACs are disabled and the device
is internally configured to provide blue field video
data to the DACs (any input data present on the
V [7:0] pins is ignored at this time). Otherwise, the
CS4954/5 registers are configured for NTSC-M
output and ITU R.BT601 output timing operation.
At a minimum, the DAC Registers (0x04 and 0x05)
must be written (to enable the DACs) and the
IN_MODE bit of the CONTROL_0 Register
(0x01) must be set (to enable ITU R.BT601 data in-
put on V [7:0]) for the CS4954/5 to become opera-
tional after RESET.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-241-EX | CONVERTER MOD DC/DC 12V 75W |
| EB43-S0C2040X | CONN EDGEBOARD DUAL 40POS 3A |
| M3TTK-1436R | IDC CABLE - MSD14K/MC14M/MSD14K |
| GSM10DRTI-S13 | CONN EDGECARD 20POS .156 EXTEND |
| M3DYK-1006J | IDC CABLE - MKR10K/MC10G/MPD10K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB-496122-EV2 | 制造商:Cirrus Logic 功能描述: |
| CDB496122-EV2 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CobraNet Trnspt/AdNtwrk Prcsr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB49X | 制造商:Cirrus Logic 功能描述:EVAL BD - BASE BOARD FOR AUDIO DSP - Boxed Product (Development Kits) |
| CDB-5 | 功能描述:電線導(dǎo)管 5’ Brown RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強(qiáng)度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| CDB5012 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。