- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366628 > C9706AY ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL PDF資料下載
參數(shù)資料
| 型號(hào)： | C9706AY |
| 英文描述： | ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL |
| 中文描述： | CPU系統(tǒng)時(shí)鐘發(fā)生器| SSOP封裝| 48PIN |塑料 |
| 文件頁(yè)數(shù)： | 7/19頁(yè) |
| 文件大?。?/td> | 248K |
| 代理商： | C9706AY |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
C9706
Clock Generator for VIA VT8371/Athlon (K7) Chipset Systems
Approved Product
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07041 Rev. **
05/02/2001
Page 7 of 19
2-Wire SMBus Control Interface
The 2-wire control interface implements a read/write slave only interface according to SMBus specification. (see fig6,
page 7) . The device can be read back by using standard SMBus command bytes. Sub-addressing is not supported,
thus all preceding bytes must be sent in order to change one of the control bytes. The 2-wire control interface allows
each clock output to be individually enabled or disabled. 100 Kbits/second (standard mode) data transfer is supported.
During normal data transfer, the SDATA signal only changes when the SCLK signal is low, and is stable when SCLK is
high. There are two exceptions to this. A high to low transition on SDATA while SCLK is high is used to indicate the
start of a data transfer cycle. A low to high transition on SDATA while SCLK is high indicates the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes, after which an “acknowledge” is generated. The first byte of a
transfer cycle is a 7-bit address with a Read/Write bit (R/W#) as the LSB. R/W# = 1 in read mode. R/W# = 0 in write
mode.
The device will respond to writes to 10 bytes (max) of data to address
D2
by generating the “acknowledge” (low) signal
on the SDATA wire following reception of each byte. If the device should be read then an address
D3
must be sent.
Data is transferred MSB first at a max rate of 100kbits/S.
The device will not respond to any other control interface conditions, and previously set control registers are retained.
START CONDITION
Transmit
Receive
STOP CONDITION
START CONDITION
Transmit
Receiv
STOP CONDITION
1
8
ACK
MSB
0
0
0
SDATA
0
1
LSB
COMMAND BYTE
1
SCLK
1
BYTE N
8
8
8
BYTE 0
BYTE COUNT
ACK
ACK
ACK
ACK
(Don't Care)
(Don't Care)
(Valid)
(Valid)
Fig.7a
(WRITE)
(Valid)
SDATA
1
0
(Valid)
0
1
1
8
BYTE N
(Valid)
BYTE COUNT
SCLK
LSB
ACK
8
ACK
ACK
8
0
BYTE1
1
ACK
ACK
MSB
8
1
(Valid)
BYTE 0
Fig.7b (READ)
Figure 7
SMBus Communications Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9726AY | ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL |
| C9801CY | Hex buffer |
| C9805CYB | Quad line receivers |
| C9811X2AYB | Up to 5A ULDO linear regulator |
| C9812DYB | Up to 5A ULDO linear regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9714 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9714AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9714AY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9716J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9716JT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。