C9706
Clock Generator for VIA VT8371/Athlon (K7) Chipset Systems
Approved Product
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07041 Rev. **
05/02/2001
Page 12 of 19
Maximum Ratings
Maximum Input Voltage Relative to VSS: VSS - 0.3V
Maximum Input Voltage Relative to VDD: VDD + 0.3V
Storage Temperature:
Operating Temperature:
Maximum ESD protection
Maximum Power Supply:
-65oC to + 150oC
0oC to +85oC
2000V
5.5V
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
DC Parameters
Characteristic
Input Low Voltage
Input High Voltage
Input Low Current (@VIL = VSS)
Input High Current (@VIL =VDD)
Input Low Current (@VIL = VSS)
Input High Current (@VIL =VDD)
Tri-State leakage Current
Dynamic Supply Current
Input pin capacitance
Output pin capacitance
Pin inductance
Crystal pin capacitance
Crystal DC Bias Voltage
Crystal Startup time
Symbol
VIL2
VIH2
IIL
IIH
IIL
IIH
Ioz
Idd3.3V
Cin
Cout
Lpin
Cxtal
V
BIAS
Txs
Min
Typ
Max
Units
Vdc
Vdc
μA
μA
μA
μA
μA
mA
pF
pF
nH
pF
V
μ
S
Conditions
-
-
-
1.0
-
-5
5
-5
5
10
260
5
6
7
34
0.7Vdd
40
2.2
-66
Note 2
For internal Pull up resistors,
Notes 1,3
66
-
-
-
-
-
30
For internal Pull down resistors,
Notes 1,3
-
-
-
-
-
S(3:0) = 0111, Note 4
36
Measured from Pin to VSS. Note 5
0.3Vdd
-
Vdd/2
-
From Stable 3.3V power supply.
VDD = 3.3V
±
5
%, TA = 0o to +70oC
Note1:
Note2:
Note3:
Note4:
Note5:
Pull-down applicable to pin 25 (S3). Pull-up applicable to pins 2, 7, 8, 26, 41, 48.
Applicable to Sdata, and Sclk.
Although internal pull-down/up resistors have a typical value of 250K, this value may vary between 200K and 500K.
All outputs loaded as per table 5 below.
Although the device will reliably interface with crystals of a 15pF – 20pF C
L
range, it is optimized to interface with a typical C
L
= 16pF
crystal specifications.
Clock Name
CPU, REF
PCI, SDRAM
24MHz, 48MHz
Max Load (in pF)
20
30
15
Table 5