參數(shù)資料
型號: C9706AY
英文描述: ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL
中文描述: CPU系統(tǒng)時鐘發(fā)生器| SSOP封裝| 48PIN |塑料
文件頁數(shù): 1/19頁
文件大?。?/td> 248K
代理商: C9706AY
C9706
Clock Generator for VIA VT8371/Athlon (K7) Chipset Systems
Approved Product
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07041 Rev. **
05/02/2001
Page 1 of 19
Product Features
1 differential pair and 1 single ended open drain
CPU clocks
6 PCI clocks
2 REF (3.3V) clocks at 14.318 MHz
1 48 MHz (3.3V), and one 24/48 MHz clock
Power Management through PWR_DN#
13 SDRAM clocks for 3 DIMMs
Cypress Spread Spectrum for best EMI reduction
8 Spread Spectrum settings each frequency
48 Pin SSOP Package
SMBus clock control with readback capability
Fine resolution frequency programming via Dial-a-
Frequency
Function
Product Description
The C9706 is a main clock synthesizer chip for VIA
VT8371 (KX133) chipset and AMD Athlon (K7) CPU
based systems. This device provides all clocks required
with spread spectrum for EMI reduction. It also
includes a comprehensive SMBus control interface to
permit individual clock enable, frequency, and spread
controls via system software.
Frequency Table
S3
S2
S1
S0
CPU
PCI
Spread
Spectrum
+/- .5%
+/- .5%
+/- .5%
+/- .5%
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
133.3
75
100.2
66.8
79
110
115
120
133.3
83.3
100.2
66.8
124
129
138
143
33.3
37.5
33.3
33.4
39.5
36.7
38.3
30
33.3
27.7
33.3
33.4
31.0
32.3
34.5
35.8
Table 1
Block Diagram
Pin Configuration
VDD
REF0/(CPU_STP#)
VSS
XIN
XOUT
VDD
PCI0/MODE
PCI1/S1
VSS
PCI2
PCI3
PCI4
PCI5
VDD
SDRAMIN
VSS
SDRAM11
SDRAM10
VDDS
SDRAM9
SDRAM8
VSS
SDATA
SCLK
REF1/S0
VSS
CPU-OD
VSS
CPU#
CPU
VDD
PWR_DN#
SDRAM12
VSS
SDRAM0
SDRAM1
VDDS
SDRAM2
SDRAM3
VSS
SDRAM4
SDRAM5
VDDS
SDRAM6
SDRAM7
VDD
48MHz/S2
24_48MHz/S3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
OSC
Stop
Clock
control
PLL1
REF0/(CPU_STP#)
CPU
CPU#
CPU-OD
PCI0/MODE
PCI1/S1
PCI2
48M/S2
XIN
XOUT
PLL2
24_48M/S3
VDDS
/2
PWR_DN#
SDRAM(0:12)
VDD
VDD
I2C
Logic
SDATA
SCLK
VDD
REF1/S0
PCI3
PCI4
PCI5
SDRAMIN
S3 S2 S1
S0
相關(guān)PDF資料
PDF描述
C9726AY ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL
C9801CY Hex buffer
C9805CYB Quad line receivers
C9811X2AYB Up to 5A ULDO linear regulator
C9812DYB Up to 5A ULDO linear regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C9714 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application
C9714AT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application
C9714AY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application
C9716J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application
C9716JT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application