- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9706AY ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL PDF資料下載
參數(shù)資料
| 型號： | C9706AY |
| 英文描述： | ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL |
| 中文描述： | CPU系統(tǒng)時鐘發(fā)生器| SSOP封裝| 48PIN |塑料 |
| 文件頁數(shù)： | 5/19頁 |
| 文件大?。?/td> | 248K |
| 代理商： | C9706AY |
C9706
Clock Generator for VIA VT8371/Athlon (K7) Chipset Systems
Approved Product
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07041 Rev. **
05/02/2001
Page 5 of 19
Power Management Functions
Power Management on this device is controlled by CPU_STP# (pin2) and PWR_DN# (pin41).
When CPU_STP# is forced low, all CPU signals are synchronously (no glitch) disabled to a low state and CPU# signals
are in tristate. The CPU_STP# signal does not directly gate the CPU clocks, the CPU clocks will toggle one to three
complete cycles before stopping on a falling edge. When CPU_STP# is released to high, the CPU clocks are
synchronously re-enabled. The clocks will wait the equivalent of one to three cycles after CPU_STP# is asserted high
then will start toggling on the rising edge.
When PWR_DN# is forced low, CPU-OD, CPU, PCI(0:5), SDRAM(0:12), 48MHz, 48_24MHz, and REF(0:1) signals are
synchronously forced low (CPU# is placed in tristate), all internal circuitry (including the crystal buffer) is shutdown and
the device is placed in low power (or in power down) mode. After PWR_DN# is forced low, all power supplies (3.3V and
2.5V) may be removed. All power supplies must be re-applied 200mS before releasing PWR_DN# (to high),
consequently, the device must then be allowed 1mS before the clock outputs settle to their preset frequencies. (see
Fig.4, and table 2 below)
Power Management Timing
PCI(0:5)
PWR_DWN#
CPU
CPU#
Tristate
CPU-OD
Fig. 5
All functionality is referenced to the edge of PWR_DN#. If the tss timing is met, with respect to the next occurring PCI_F
low to high transition, then all clocks that are controlled by CPU_STP# are guaranteed to stay low (stopped) or to rise
(run) at the next rising edge of PCI_F. See the AC parameters for tss time. CPU# clocks are stopped in a high state.
Power Management Function Table
CPU_STP#
PWR_DN#
X
0
0
1
1
1
CPU-OD
LOW
LOW
RUN
CPU
LOW
LOW
RUN
CPU#
Hi-Z
Hi-Z
RUN
REF(0:1)
LOW
RUN
RUN
PCI(0:5)
LOW
RUN
RUN
48M, 48_24M
LOW
RUN
RUN
SDRAM (0:12)
LOW
RUN
RUN
XTAL, PLLS
OFF
RUN
RUN
Table 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9726AY | ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL |
| C9801CY | Hex buffer |
| C9805CYB | Quad line receivers |
| C9811X2AYB | Up to 5A ULDO linear regulator |
| C9812DYB | Up to 5A ULDO linear regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9714 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9714AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9714AY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9716J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
| C9716JT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 MHz Clock Generator with SSCG and Power Management for Mobile Application |
發(fā)布緊急采購，3分鐘左右您將得到回復。