- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256270 > BX80538T1400 (INTEL CORP) 1830 MHz, MICROPROCESSOR, CPGA478 PDF資料下載
參數(shù)資料
| 型號： | BX80538T1400 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1830 MHz, MICROPROCESSOR, CPGA478 |
| 封裝： | MICRO, FCPGA-478 |
| 文件頁數(shù)： | 47/91頁 |
| 文件大?。?/td> | 2017K |
| 代理商： | BX80538T1400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
Datasheet
51
Package Mechanical Specifications and Pin Information
D[63:0]#
Input/
Output
D[63:0]# (Data) are the data signals. These signals provide a 64-
bit data path between the FSB agents, and must connect the
appropriate pins on both agents. The data driver asserts DRDY# to
indicate a valid data transfer.
D[63:0]# are quad-pumped signals and will thus be driven four
times in a common clock period. D[63:0]# are latched off the
falling edge of both DSTBP[3:0]# and DSTBN[3:0]#. Each group of
16 data signals correspond to a pair of one DSTBP# and one
DSTBN#. The following table shows the grouping of data signals to
data strobes and DINV#.
Furthermore, the DINV# pins determine the polarity of the data
signals. Each group of 16 data signals corresponds to one DINV#
signal. When the DINV# signal is active, the corresponding data
group is inverted and therefore sampled active high.
DBR#
Output
DBR# (Data Bus Reset) is used only in processor systems where no
debug port is implemented on the system board. DBR# is used by a
debug port interposer so that an in-target probe can drive system
reset. If a debug port is implemented in the system, DBR# is a no
connect in the system. DBR# is not a processor signal.
DBSY#
Input/
Output
DBSY# (Data Bus Busy) is asserted by the agent responsible for
driving data on the FSB to indicate that the data bus is in use. The
data bus is released after DBSY# is deasserted. This signal must
connect the appropriate pins on both FSB agents.
DEFER#
Input
DEFER# is asserted by an agent to indicate that a transaction
cannot be guaranteed in-order completion. Assertion of DEFER# is
normally the responsibility of the addressed memory or Input/
Output agent. This signal must connect the appropriate pins of both
FSB agents.
Table 17.
Signal Description (Sheet 3 of 9)
Name
Type
Description
Quad-Pumped Signal Groups
Data
Group
DSTBN#/
DSTBP#
DINV#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BX80536GE2133FJ | 2130 MHz, MICROPROCESSOR, CPGA478 |
| BU-61580G0-110Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G0-180L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G2-140 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G3-122Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80539T2400 | 制造商:Intel 功能描述:MPU Core? Duo Processor T2400 65nm 1.83GHz 1.05V 478-Pin uFCPGA |
| BX80539T2500 S L8VP | 制造商:Intel 功能描述:MPU Core? Duo Processor T2500 65nm 2GHz 1.05V 478-Pin Micro-FCPGA |
| BX80543JC1300G | 制造商:Intel 功能描述:ITANIUM 2 1.3GHZ 3M 400FSB - Boxed Product (Development Kits) |
| BX80543JC1600G | 制造商:Intel 功能描述:ITANIUM 2 1.6GHZ 3M 400FSB - Boxed Product (Development Kits) |
| BX80543KC1600K | 制造商:Intel 功能描述:ITANIUM 2 1.6GHZ 9M 400FSB - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。