- 您現在的位置：買賣IC網 > PDF目錄256270 > BX80538T1400 (INTEL CORP) 1830 MHz, MICROPROCESSOR, CPGA478 PDF資料下載
參數資料
| 型號： | BX80538T1400 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1830 MHz, MICROPROCESSOR, CPGA478 |
| 封裝： | MICRO, FCPGA-478 |
| 文件頁數： | 11/91頁 |
| 文件大?。?/td> | 2017K |
| 代理商： | BX80538T1400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
Datasheet
19
Low Power Features
entry resulting in the processor either executing for a longer time at the lowest
operating point or running idle at a high operating point. Observations and analyses
show this behavior should not significantly impact total power savings or performance
score while providing power benefits in most other cases.
2.4
FSB Low Power Enhancements
The processor incorporates FSB low power enhancements:
Dynamic FSB Power Down
BPRI# control for address and control input buffers
Dynamic Bus Parking
Dynamic On Die Termination disabling
Low VCCP (I/O termination voltage)
The Intel Core Duo processor and Intel Core Solo processor incorporate the DPWR#
signal that controls the data bus input buffers on the processor. The DPWR# signal
disables the buffers when not used and activates them only when data bus activity
occurs, resulting in significant power savings with no performance impact. BPRI#
control also allows the processor address and control input buffers to be turned off
when the BPRI# signal is inactive. Dynamic Bus Parking allows a reciprocal power
reduction in chipset address and control input buffers when the processor deasserts its
BR0# pin. The On Die Termination on the processor FSB buffers is disabled when the
signals are driven low, resulting in additional power savings. The low I/O termination
voltage is on a dedicated voltage plane independent of the core voltage, enabling low
I/O switching power at all times.
2.5
Processor Power Status Indicator (PSI#) Signal
The Intel Core Duo processor and Intel Core Solo processor incorporate the PSI# signal
that is asserted when the processor is in a reduced power consumption state. PSI# can
be used to improve intermediate and light load efficiency of the voltage regulator,
resulting in platform power savings and improved battery life. The algorithm that the
Intel Core Duo processor and Intel Core Solo processor use for determining when to
assert PSI# is different from the algorithm used in previous Intel Pentium M
processors.
§
相關PDF資料 |
PDF描述 |
|---|---|
| BX80536GE2133FJ | 2130 MHz, MICROPROCESSOR, CPGA478 |
| BU-61580G0-110Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G0-180L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G2-140 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G3-122Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| BX80539T2400 | 制造商:Intel 功能描述:MPU Core? Duo Processor T2400 65nm 1.83GHz 1.05V 478-Pin uFCPGA |
| BX80539T2500 S L8VP | 制造商:Intel 功能描述:MPU Core? Duo Processor T2500 65nm 2GHz 1.05V 478-Pin Micro-FCPGA |
| BX80543JC1300G | 制造商:Intel 功能描述:ITANIUM 2 1.3GHZ 3M 400FSB - Boxed Product (Development Kits) |
| BX80543JC1600G | 制造商:Intel 功能描述:ITANIUM 2 1.6GHZ 3M 400FSB - Boxed Product (Development Kits) |
| BX80543KC1600K | 制造商:Intel 功能描述:ITANIUM 2 1.6GHZ 9M 400FSB - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。