- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄210357 > BUS-65164-130K (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 PDF資料下載
參數(shù)資料
| 型號： | BUS-65164-130K |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| 封裝： | 1.900 X 1 INCH, 0.215 INCH HEIGHT, FP-70 |
| 文件頁數(shù)： | 19/40頁 |
| 文件大?。?/td> | 349K |
| 代理商： | BUS-65164-130K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
26
MIN
MAX
3.0
SYMBOL
t11(@12MHz)
DESCRIPTION
TYP
UNITS
t1(@12MHz)
DATA HOLD TIME FOLLOWING RISING EDGE OF CS
DMA REQUEST TO DMA GRANT (COMMAND WORD)
s
t1(@16MHz)
DMA REQUEST TO DMA GRANT (COMMAND WORD)
s
t1(@12MHz)
ns
DMA REQUEST TO DMA GRANT (DATA WORD)
s
t1(@16MHz)
t14
DMA REQUEST TO DMA GRANT (DATA WORD)
s
t2
DT_ACK HIGH DELAY TO ADDRESS, WRT, CS HIGH IMPEDANCE (Note 1)
DMA GRANT PULSE WIDTH
ns
t3
DMA GRANT DELAY TO DMA ACKNOWLEDGE
ns
t4
ns
DT_ACK PULSE WIDTH
ns
t5
DT_ACK LOW DELAY TO A0 LOW (UPPER BYTE TRANSFER CYCLE TIME
ns
t6(@12MHz)
45
START OF BYTE TRANSFER CYCLETO RISING EDGE OF CS
ns
t6(@16MHz)
t11(@16MHz)
START OF BYTE TRANSFER CYCLETO RISING EDGE OF CS
ns
t7
DATA HOLD TIME FOLLOWING RISING EDGE OF CS
DATA TRI-STATE HOLD TIME FOLLOWING START OF BYTE TRANSFER
???ns
70
t8
DT_ACK LOW DELAY TO ADDRESS, WRT, CS ENABLED (Note 1)
???ns
t9(@12MHz)
ns
DATA SETUP TIME PRIOR TO RISING EDGE OF CS
ns
t9(@16MHz)
t12
DATA SETUP TIME PRIOR TO RISING EDGE OF CS
ns
t10(@12MHz)
DATA TRI-STATE SETUP TIME PRIOR TO END OF BYTE TRANSFER CYCLE
CS PULSE WIDTH
ns
t10(@16MHz)
CS PULSE WIDTH
ns
3.3
3.5
3.7
130
985
1015
485
515
315
365
360
410
50
35
195
255
150
170
ns
FIGURE 12. DMA WRITE 8-BIT
50
10
t13
DT_REQ HIGH DELAY TO ADDRESS UPDATE (Note 1)
ns
60
,
,
t1
t2
t4
t5
t8
t10
t14
t11
valid
t3
DT_REQ
DT_GRT
DT_ACK
WR
(SEE NOTE 1)
CS
(SEE NOTE 1)
A05-A01
DB15-DB00
(OUTPUT)
ADDR. WINDOW
(SEE NOTE 1)
t13
t6
t10
t6
A00
valid
t9
t11
t9
t17
t12
UPPER BYTE
(15..8)
t12
LOWER BYTE
(7..0)
t17
,
Note:
1)Diagram assumes ADDR_ENA is set to logic “0”. If is was set to logic “1”, then A13-A00, CS, and WRT would normally be high impedance until activated by DT_ACK as
shown by “ADDR. WINDOW” timing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BUS-65164-180K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| BU-61743F3-100W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-202L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-202W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-280L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-S802 | 制造商:Fuji Electric 功能描述: |
| BU-S803 | 制造商:Fuji Electric 功能描述: |
| BUS98 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors |
| BUS98/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SWITCHMODE? Series NPN Silicon Power Transistors |
| BUS98A | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。