參數(shù)資料
型號(hào): AX88796BLF
廠商: ASIX Electronics Corporation
英文描述: IC,MC14411P
中文描述: 低引腳數(shù)的非PCI 16位產(chǎn)品10/100M自適應(yīng)快速以太網(wǎng)控制器
文件頁(yè)數(shù): 28/82頁(yè)
文件大?。?/td> 519K
代理商: AX88796BLF
ASIX ELECTRONICS CORPORATION
28
AX88796BLF / AX88796BLI
4.7 EEPROM Interface
AX88796B can optionally load its MAC address from an external serial EEPROM. If a properly configured
EEPROM is detected by AX88796B at power-up, hard reset or host set a reload EEPROM request (CR page3 offset
0Ch), the constants of EEPROM data will be auto loading to internal memory from 0000h to 001Fh and from 0400h
to 040Fh automatically. It is similar NE2000 PROM store MAC address field. A detailed explanation of the
EEPROM data format in section 3.1 “EEPROM Memory Mapping”. After auto load EEPROM completed not
indicate AX88796B knew its MAC address. Host driver can get MAC address from internal memory (0000h ~
001Fh) or (0400h ~ 040Fh) and write “Physical Address Registers” (CR page1 offset 01h ~ 06h).
The AX88796B EEPROM use 3 PIN to connect to a most “93C46” type EEPROM configured for x16-bit operation.
A connect diagram as below
Fig - 7 EEPROM connections
After EEPROM loader has finished reading the MAC after power-on, hard reset or host set a reload EEPROM
request (CR page3 offset 0Ch), the Host is free to perform EECS, EECK and EEDIO as General Purpose I/O pin.
4.8 Power management
AX88796B supports power-down modes to allow applications to minimize power consumption. There is one
normal operation power state, D0 and there are two power saving states: D1, and D2. The “Power Management
Register”(CR Page3 Offset 0Bh) controls those of power management modes. In D1 power saving state, AX88796B
supports Wake on LAN function. In D2 power saving state, AX88796B will off all function block and clocks to
minimize power consumption. After wakeup event, the “Power Management Register” will be cleared and state at
normal operation power state. When AX88796B in either D1 or D2 power saving mode, host can write “Host Wake
Up Register” (Offset 1Fh) return the AX88796B to the D0 state. Power is reduced to various modules by disabling
the clocks as outlined in table as below.
AX88796B
BLOCK
(Normal
operation)
Internal
clock
MAC and
Host
MAC power
management
PHY
On
D0
D1
(WOL)
D2
On
On
Off
On
Off
Off
On
Rx Block
On
On
Off
Off
Tab - 12 Power Management Statuses
EECS
EECK
EEDIO
AX88796B
EECS
EECK
EEDI
EEDO
93C46
相關(guān)PDF資料
PDF描述
AX88796BLI Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller
AX88872P 10/100BASE Dual Speed “Swipeater” Controller
AX9902MS 2N and 2P-Channel Enhancement Mode Power MOSFET
AX9902MSA 2N and 2P-Channel Enhancement Mode Power MOSFET
AXC-051 ACTIVE FILTER FOR RIPPLE ATTENUATION 5A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88796BLI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller
AX88796C 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller
AX88796CLF 制造商:ASIX Electronics Corporation 功能描述:
AX88796L 制造商:ASIX 制造商全稱:ASIX 功能描述:3-in-1 Local Bus Fast Ethernet Controller
AX88796LF 制造商:ASIX 功能描述:10/100 MAC