The I2
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� ATMEGA324P-B15MZ
寤犲晢锛� Atmel
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 27/70闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MCU 8BIT 32KB FLASH 44VQFN
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 4,000
绯诲垪锛� AVR® ATmega
鏍稿績铏曠悊鍣細 AVR
鑺珨灏哄锛� 8-浣�
閫熷害锛� 16MHz
閫i€氭€э細 I²C锛孲PI锛孶ART/USART
澶栧湇瑷�(sh猫)鍌欙細 娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 32
绋嬪簭瀛樺劜(ch菙)鍣ㄥ閲忥細 32KB锛�16K x 16锛�
绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨嬶細 闁冨瓨
EEPROM 澶�?銆�?/td> 1K x 8
RAM 瀹归噺锛� 2K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 2.7 V ~ 5.5 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 8x10b
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 125°C
灏佽/澶栨锛� 44-VFQFN 瑁搁湶鐒婄洡(p谩n)
鍖呰锛� 甯跺嵎 (TR)
鍏跺畠鍚嶇ū(ch膿ng)锛� ATMEGA324P-B15MZ-ND
2011 Microchip Technology Inc.
DS41391D-page 245
PIC16(L)F1826/27
25.4.5
START CONDITION
The I2C specification defines a Start condition as a
transition of SDAx from a high to a low state while
SCLx line is high. A Start condition is always gener-
ated by the master and signifies the transition of the
bus from an Idle to an Active state. Figure 25-10
shows wave forms for Start and Stop conditions.
A bus collision can occur on a Start condition if the
module samples the SDAx line low before asserting it
low. This does not conform to the I2C Specification that
states no bus collision can occur on a Start.
25.4.6
STOP CONDITION
A Stop condition is a transition of the SDAx line from
low-to-high state while the SCLx line is high.
25.4.7
RESTART CONDITION
A Restart is valid any time that a Stop would be valid.
A master can issue a Restart if it wishes to hold the
bus after terminating the current transfer. A Restart
has the same effect on the slave that a Start would,
resetting all slave logic and preparing it to clock in an
address. The master may want to address the same or
another slave.
In 10-bit Addressing Slave mode a Restart is required
for the master to clock data out of the addressed
slave. Once a slave has been fully addressed, match-
ing both high and low address bytes, the master can
issue a Restart and the high address byte with the
R/W bit set. The slave logic will then hold the clock
and prepare to clock out data.
After a full match with R/W clear in 10-bit mode, a prior
match flag is set and maintained. Until a Stop condi-
tion, a high address with R/W clear, or high address
match fails.
25.4.8
START/STOP CONDITION INTERRUPT
MASKING
The SCIE and PCIE bits of the SSPxCON3 register
can enable the generation of an interrupt in Slave
modes that do not typically support this function. Slave
modes where interrupt on Start and Stop detect are
already enabled, these bits will have no effect.
FIGURE 25-12:
I2C START AND STOP CONDITIONS
FIGURE 25-13:
I2C RESTART CONDITION
Note:
At least one SCLx low time must appear
before a Stop is valid, therefore, if the SDAx
line goes low then high again while the SCLx
line stays high, only the Start condition is
detected.
SDAx
SCLx
P
Stop
Condition
S
Start
Condition
Change of
Data Allowed
Change of
Data Allowed
Restart
Condition
Sr
Change of
Data Allowed
Change of
Data Allowed
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AT91SAM7S64C-MU-999 IC ARM7 MCU FLASH 64K 64QFN
LX128V-32FN208C IC SWITCH DIGITAL 208FPBGA
AT91SAM7S64C-AU-999 IC ARM7 MCU 32BIT 64K 64LQFP
LX128EV-5FN208I IC SWITCH DIGITAL 208FPBGA
LX128EV-32FN208C IC SWITCH DIGITAL 208FPBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ATMEGA324PB-AN 鍔熻兘鎻忚堪:IC MCU 8BIT 32KB FLASH 44TQFP 鍒堕€犲晢:microchip technology 绯诲垪:AVR? ATmega 鍖呰:鎵樼洡(p谩n) 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏍稿績铏曠悊鍣�:AVR 鏍稿績灏哄:8-浣� 閫熷害:20MHz 閫f帴鎬�:I2C锛孲PI锛孶ART/USART 澶栬ō(sh猫):娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孭OR锛孭WM锛學DT I/O 鏁�(sh霉):39 绋嬪簭瀛樺劜(ch菙)瀹归噺:32KB锛�16K x 16锛� 绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨�:闁冨瓨 EEPROM 瀹归噺:1K x 8 RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮锛圴cc/Vdd锛�:1.8 V ~ 5.5 V 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒:A/D 8x10b 鎸暕鍣ㄩ(l猫i)鍨�:鍏�(n猫i)閮� 宸ヤ綔婧害:-40掳C ~ 105掳C锛圱A锛� 灏佽/澶栨:44-TQFP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:44-TQFP 妯�(bi膩o)婧�(zh菙n)鍖呰:160
ATMEGA324PB-ANR 鍔熻兘鎻忚堪:IC MCU 8BIT 32KB FLASH 44TQFP 鍒堕€犲晢:microchip technology 绯诲垪:AVR? ATmega 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏍稿績铏曠悊鍣�:AVR 鏍稿績灏哄:8-浣� 閫熷害:20MHz 閫f帴鎬�:I2C锛孲PI锛孶ART/USART 澶栬ō(sh猫):娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孭OR锛孭WM锛學DT I/O 鏁�(sh霉):39 绋嬪簭瀛樺劜(ch菙)瀹归噺:32KB锛�16K x 16锛� 绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨�:闁冨瓨 EEPROM 瀹归噺:1K x 8 RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮锛圴cc/Vdd锛�:1.8 V ~ 5.5 V 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒:A/D 8x10b 鎸暕鍣ㄩ(l猫i)鍨�:鍏�(n猫i)閮� 宸ヤ綔婧害:-40掳C ~ 105掳C锛圱A锛� 灏佽/澶栨:44-TQFP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:44-TQFP 妯�(bi膩o)婧�(zh菙n)鍖呰:1
ATMEGA324PB-AU 鍔熻兘鎻忚堪:IC MCU 8BIT 32KB FLASH 44TQFP 鍒堕€犲晢:microchip technology 绯诲垪:AVR? ATmega 鍖呰:鏁h 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏍稿績铏曠悊鍣�:AVR 鏍稿績灏哄:8-浣� 閫熷害:20MHz 閫f帴鎬�:I2C锛孲PI锛孶ART/USART 澶栬ō(sh猫):娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孭OR锛孭WM锛學DT I/O 鏁�(sh霉):39 绋嬪簭瀛樺劜(ch菙)瀹归噺:32KB锛�16K x 16锛� 绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨�:闁冨瓨 EEPROM 瀹归噺:1K x 8 RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮锛圴cc/Vdd锛�:1.8 V ~ 5.5 V 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒:A/D 8x10b 鎸暕鍣ㄩ(l猫i)鍨�:鍏�(n猫i)閮� 宸ヤ綔婧害:-40掳C ~ 85掳C锛圱A锛� 灏佽/澶栨:44-TQFP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:44-TQFP 妯�(bi膩o)婧�(zh菙n)鍖呰:160
ATMEGA324PB-AUR 鍔熻兘鎻忚堪:IC MCU 8BIT 32KB FLASH 44TQFP 鍒堕€犲晢:microchip technology 绯诲垪:AVR? ATmega 鍖呰:甯跺嵎锛圱R锛� 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏍稿績铏曠悊鍣�:AVR 鏍稿績灏哄:8-浣� 閫熷害:20MHz 閫f帴鎬�:I2C锛孲PI锛孶ART/USART 澶栬ō(sh猫):娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孭OR锛孭WM锛學DT I/O 鏁�(sh霉):39 绋嬪簭瀛樺劜(ch菙)瀹归噺:32KB锛�16K x 16锛� 绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨�:闁冨瓨 EEPROM 瀹归噺:1K x 8 RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮锛圴cc/Vdd锛�:1.8 V ~ 5.5 V 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒:A/D 8x10b 鎸暕鍣ㄩ(l猫i)鍨�:鍏�(n猫i)閮� 宸ヤ綔婧害:-40掳C ~ 85掳C锛圱A锛� 灏佽/澶栨:44-TQFP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:44-TQFP 妯�(bi膩o)婧�(zh菙n)鍖呰:2,000
ATMEGA324PB-MN 鍔熻兘鎻忚堪:IC MCU 8BIT 32KB FLASH 44VQFN 鍒堕€犲晢:microchip technology 绯诲垪:AVR? ATmega 鍖呰:鎵樼洡(p谩n) 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏍稿績铏曠悊鍣�:AVR 鏍稿績灏哄:8-浣� 閫熷害:20MHz 閫f帴鎬�:I2C锛孲PI锛孶ART/USART 澶栬ō(sh猫):娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孭OR锛孭WM锛學DT I/O 鏁�(sh霉):39 绋嬪簭瀛樺劜(ch菙)瀹归噺:32KB锛�16K x 16锛� 绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨�:闁冨瓨 EEPROM 瀹归噺:1K x 8 RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮锛圴cc/Vdd锛�:1.8 V ~ 5.5 V 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒:A/D 8x10b 鎸暕鍣ㄩ(l猫i)鍨�:鍏�(n猫i)閮� 宸ヤ綔婧害:-40掳C ~ 105掳C锛圱A锛� 灏佽/澶栨:44-VFQFN 瑁搁湶鐒婄洡(p谩n) 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:44-VQFN锛�7x7锛� 妯�(bi膩o)婧�(zh菙n)鍖呰:360