- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381377 > ASM5I9772AG-52-ER (ALLIANCE SEMICONDUCTOR CORP) 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | ASM5I9772AG-52-ER |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| 中文描述： | 200 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| 封裝： | GREEN, TQFP-52 |
| 文件頁數(shù)： | 10/15頁 |
| 文件大?。?/td> | 583K |
| 代理商： | ASM5I9772AG-52-ER |
June 2005
rev 0.3
ASM5I9772A
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
10 of 15
Notice: The information in this document is subject to change without notice.
Power Management
The individual output enable / freeze control of the
ASM5I9772A allows the user to implement unique power
management schemes into the design. The outputs are
stopped in the logic ‘0’ state when the freeze control bits
are activated. The serial input register contains one
programmable freeze enable bit for 12 of the 14 output
clocks. The QC0 and FB_OUT outputs cannot be frozen
with the serial port. This avoids any potential lock up
situation should an error occur in the loading of the serial
data. An output is frozen when a logic ‘0’ is programmed
and enabled when a logic ‘1’ is written. The enabling and
freezing of individual outputs is done in such a manner as
to eliminate the possibility of partial “runt” clocks. The
serial input register is programmed through the SDATA
input by writing a logic ‘0’ start bit followed by 12 NRZ
freeze enable bits. The period of each SDATA bit equals
the period of the free running SCLK signal. The SDATA is
sampled on the rising edge of SCLK.
1:1 Mode
2:1 Mode
3:1 Mode
3:2 Mode
4:1 Mode
4:3 Mode
6:1 Mode
VCO
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
Figure 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9772AG-52-ET | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A-52-ER | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A-52-ET | Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 85 |
| ASM5I9773AG-52-ER | Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I9772AG-52-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A-52-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A-52-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773AG-52-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。