- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298831 > AS7C25512PFS32A-225BC (ALLIANCE SEMICONDUCTOR CORP) 512K X 32 STANDARD SRAM, 6.9 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C25512PFS32A-225BC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 512K X 32 STANDARD SRAM, 6.9 ns, PBGA165 |
| 封裝： | BGA-165 |
| 文件頁(yè)數(shù)： | 1/21頁(yè) |
| 文件大?。?/td> | 458K |
| 代理商： | AS7C25512PFS32A-225BC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
December 2002
Advance Information
Copyright Alliance Semiconductor. All rights reserved.
AS7C25512PFS32A
AS7C25512PFS36A
12/2/02, v. 0.9.1
Alliance Semiconductor
1 of 21
2.5V 512K
× 32/36 pipelined burst synchronous SRAM
Features
Organization: 524,288 words × 32 or 36 bits
Fast clock speeds to 250MHz in LVTTL/LVCMOS
Fast clock to data access: 2.6/2.8/3/3.4 ns
Fast OE access time: 2.6/2.8/3/3.4 ns
Fully synchronous register-to-register operation
Single register flow-through mode
Single-cycle deselect
Asynchronous output enable control
Available in 100-pin TQFP package and 165-ball BGA
Individual byte write and global write
Multiple chip enables for easy expansion
2.5V core power supply
Linear or interleaved burst control
Snooze mode for reduced power-standby
Common data inputs and data outputs
Boundary scan using IEEE 1149.1 JTAG function
NTD1 pipelined architecture available
(AS7C251MNTD18A, AS7C25512NTD32A/
AS7C25512NTD36A)
1 NTD is a trademark of Alliance Semiconductor Corporation. All trademarks
mentioned in this document are the property of their respective owners.
Logic block diagram
Selection guide
-250
-225
-200
-166
Units
Minimum cycle time
4
4.4
5
6
ns
Maximum clock frequency
250
225
200
166
MHz
Maximum pipelined clock access time
2.6
2.8
3.0
3.4
ns
Maximum operating current
450
425
400
350
mA
Maximum standby current
160
150
130
120
mA
Maximum CMOS standby current (DC)
70
mA
Q0
Q1
512K × 32/36
Memory
array
Burst logic
CLK
CLR
CE
Address
DQ
CE
CLK
DQd
CLK
DQ
Byte write
registers
register
DQc
CLK
DQ
Byte write
registers
DQb
CLK
DQ
Byte write
registers
DQa
CLK
DQ
Byte write
registers
Enable
CLK
DQ
register
Enable
CLK
DQ
delay
register
CE
Output
registers
Input
registers
Power
down
DQ[a:d]
4
36/32
19
17
19
19
GWE
BWE
BWd
ADV
ADSC
ADSP
CLK
CE0
CE1
CE2
BWc
BWb
BWa
OE
ZZ
LBO
OE
FT
CLK
36/32
A[18:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C256A-10TCN | IC,AS7C256A-10TCN,TSOP-28 ASY SRAM,10NS,32K X 8,5V |
| AS7C31024-15PC | 128K X 8 STANDARD SRAM, 15 ns, PDIP32 |
| AS7C31024B-12TCN | IC,AS7C31024B-12TCN,TSOP-32 I, SRAM,12NS,128K X 8,3.3V |
| AS7C31026B-12TCN | IC,AS7C31026B-12TCN,TSOP-32 I, SRAM,12NS,64K X 16,3.3V |
| AS7C331MNTD32A-167TQCN | 1M X 32 ZBT SRAM, 7.5 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C25512PFS36A-133TQC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFS36A-133TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFS36A-133TQI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFS36A-133TQIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
| AS7C25512PFS36A-166TQC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 512K x 32/36 pipelined burst synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。