- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375317 > AN504 (Vishay Intertechnology,Inc.) Video Crosspoint Switch Simplifies Large Matrix Designs PDF資料下載
參數(shù)資料
| 型號： | AN504 |
| 廠商： | Vishay Intertechnology,Inc. |
| 英文描述： | Video Crosspoint Switch Simplifies Large Matrix Designs |
| 中文描述： | 視頻交叉點開關(guān)簡化大型矩陣設(shè)計 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 161K |
| 代理商： | AN504 |
D
3
A
– A
15
Decode
CS
B
0
B
1
WR
SALVO
RS
I/O
A
0
A
3
DG884
A
1
A
0
8085
D
5
D
4
D
6
D
0
Data Bus
Address Bus
WR
S
1
FIGURE 7.
8085 Microprocessor Interface
AN504
Vishay Siliconix
Document Number: 70610
05-Aug-99
www.vishay.com FaxBack 408-970-5600
6-5
Data
Result
D
7
D
6
D5
D
4
D
3
D
2
D
1
D
0
WR
X
0
0
0
B
B
B
B
Nothing; D
4
= 0
X
0
0
1
B
B
B
B
4 -bit binary data written into one of four next event latches. The latch is
decided by status of B
0
and B
1
lines.
X
0
1
0
X
X
X
X
Salvo pulse – updates current event latches.
X
1
0
0
X
X
X
X
Reset or clear pulse resets all latches and sets all switches to open circuit.
Four-bit data to be written to or read from the DG884 is applied
to the A
0
– A
3
input lines. These inputs are connected to D
0
–
D
3
of the computer data bus. Three of the higher order data bus
lines, D
4
,
5
,
6
(D
7
is not used at all with the DG884), are used to
gate the WRITE pulse through to either the WRITE, RESET, or
SALVO inputs. The truth table gives the implementation of the
gating shown in the circuit diagram.
To read four-bit data from the DG884 (i.e., the current event
latch status), the I/O terminal is connected to the S
1
output of
the 8085. This signal provides an advance Read/Write control
to the DG884. A read operation from the above four separate
memory locations will give the status of each current event
latch. Data being read from the DG884 will appear on the four
lower data lines, D
0
– D
3
, of the computer data bus.
Differential Applications
Although the DG884 is a single-ended 8 x 4 crosspoint, it may
be used as a differential 4 x 2 crosspoint. Address A
2
defines
inputs 1 - 4 or 5 - 8, while address B
1
defines the outputs,
namely 1 and 2, or 3 and 4. A suitable wideband differential
amplifier (CLC410) at the output will provide common-mode
rejection of incoming signals and charge injection thanks to the
inherent path match within the crosspoint IC.
There is also a need for wideband two-input/output crosspoint
systems when dealing with S-VHS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN5071 | TV Tuner Band-Switch IC 31V-Voltage Regulator Built-in |
| AN5095 | Single chip IC with I2C bus interface for PAL/NTSC color TV system |
| AN5095K | Circular Connector; No. of Contacts:66; Series:MS27656; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:19; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| AN5122 | COLOR TV VIDEO IF AMPLIFIER, DETECTOR, AGC, AFC CIRCUIT |
| AN5125 | COLOR TV VIDEO IF AMPLIFIER, PLL DETECTOR, AGC, AFC CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN504-1032R8 | 制造商:AN# - MILITARY 功能描述: |
| AN5043SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| AN-5045 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:High Speed LVDS Repeaters |
| AN-5046 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:LVDS Receiver Failsafe Biasing Networks |
| AN-5048 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:System Clock Distribution Example Using LVDS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。