參數(shù)資料
型號(hào): AN1759
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: Add a Non-Volatile Clock to the MC68HC705J1A
中文描述: 添加非易失時(shí)鐘的MC68HC705J1A
文件頁數(shù): 9/24頁
文件大?。?/td> 316K
代理商: AN1759
Application Note
DS1307 Software Interface
AN1759
9
DS1307 Software Interface
Memory Map
The DS1307’s memory map is shown in
Figure 7
. The real-time clock
registers are located in address locations $00 to $07. The 56 bytes of
non-volatile RAM are located in address locations $08 to $3F. During
multibyte addresses, the address pointer wraps around to $00 after it
reaches $3F.
Figure 7. DS1307 Memory Map
Register Map
The real-time clock registers are shown in detail in
Figure 8
. The time
and calendar are set by writing to the appropriate registers. The
information is in binary coded decimal (BCD) format.
To enable the processor, write a 0 to the CLOCK HALT bit in register
$00. The DS1307 is shipped with this bit set to 1.
Either 12-hour or 24-hour clock format can be used. If bit 6 of register
$02 is a 0, the device is in 24-hour mode. Likewise, when bit 6 is a 1, the
device is in 12-hour mode. Bit 5 of address $02 is used for the second
SECONDS
MINUTES
HOURS
DAY
DATE
MONTH
YEAR
CONTROL
RAM
56X8
$00
$07
$08
$3F
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
AN1768 ADMISSIBLE AVALANCHE POWER OF SCHOTTKY DIODES
AN1775 Expanding Digital Input with an A/D Converter
AN1816 USING THE HC912B32 TO IMPLEMENT THE DISTRIBUTED SYSTEMS INTERFACE (DSI) PROTOCOL
AN2104 Using Background Debug Mode for the M68HC12 Family
AN2154FAP TV/Video Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN175C25A 制造商:NEW SURPLUS HARDWARE 功能描述:
AN176-20A 制造商:AN# - MILITARY 功能描述:
AN176-40 制造商:AN# - MILITARY 功能描述:
AN1768 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADMISSIBLE AVALANCHE POWER OF SCHOTTKY DIODES
AN176H22A 制造商:NEW SURPLUS HARDWARE 功能描述: