參數(shù)資料
型號: AN1759
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述: Add a Non-Volatile Clock to the MC68HC705J1A
中文描述: 添加非易失時鐘的MC68HC705J1A
文件頁數(shù): 7/24頁
文件大小: 316K
代理商: AN1759
Application Note
DS1307 Hardware Interface
AN1759
7
Figure 4. Start and Stop Transfer Timing
Data Transfer
Data is transmitted on the rising edge of SCL. Data can only be changed
whileSCLisLOW.ThereceivingdevicesamplesthebusafterSCLgoes
HIGH. There is one clock pulse per bit of data transmitted. See
Figure 5
.
Figure 5. Data Transfer Timing
Acknowledge
Transfer
The acknowledge transfer is a type of handshaking convention used to
signify that a successful transfer of data has taken place. After the
transmitting device sends out the eighth bit of a byte of data, it releases
the bus. The master sends out a ninth clock signal and the receiver
acknowledges the transfer by pulling SDA LOW. Once the transmitter
reads the LOW condition of SDA, it proceeds by taking over the bus and
sending out the next byte of data.
If the DS1307 is transmitting data and the master wants to end further
transmissions, the master sends a NO ACK signal (HIGH) back to the
DS1307. This tells the DS1307 that no more transfers are needed and
the stop transfer condition will be initiated soon. See
Figure 6
for these
different timing patterns.
SCL
SDA
START
STOP
SCL
SDA
DATA
CHANGE
DATA
STABLE
DATA
STABLE
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
AN1768 ADMISSIBLE AVALANCHE POWER OF SCHOTTKY DIODES
AN1775 Expanding Digital Input with an A/D Converter
AN1816 USING THE HC912B32 TO IMPLEMENT THE DISTRIBUTED SYSTEMS INTERFACE (DSI) PROTOCOL
AN2104 Using Background Debug Mode for the M68HC12 Family
AN2154FAP TV/Video Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN175C25A 制造商:NEW SURPLUS HARDWARE 功能描述:
AN176-20A 制造商:AN# - MILITARY 功能描述:
AN176-40 制造商:AN# - MILITARY 功能描述:
AN1768 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADMISSIBLE AVALANCHE POWER OF SCHOTTKY DIODES
AN176H22A 制造商:NEW SURPLUS HARDWARE 功能描述: