參數(shù)資料
型號(hào): AN1759
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: Add a Non-Volatile Clock to the MC68HC705J1A
中文描述: 添加非易失時(shí)鐘的MC68HC705J1A
文件頁(yè)數(shù): 12/24頁(yè)
文件大?。?/td> 316K
代理商: AN1759
Application Note
AN1759
12
MC68HC705J 1A Hardware Interface
With only 20 pins, the J1A is one of the smallest members of the HC05
Family. It has a total of 1240 bytes of erasable programmable read-only
memory (EPROM) and includes 14 I/O (input/output) pins. The
schematic used for testing the J1A to DS1307 interface on the MMEVS
development system is shown in
Figure 11
. The pins used to drive the
DS1307 on the J1A are listed here also.
Port A, bit 0 — This I/O pin (SCL) is configured as an output to
drive the serial clock pin, SCL, of the DS1307.
Port A, bit 1 — This I/O pin (SDA) is used to transmit and receive
data on the SDA pin of the DS1307.
For further information on the HC705J1A, consult the MC68HC705J1A
Technical Databook (MC68HC705J1A/D).
Figure 11. J1A-to DS1307 Interface Test Circuit
1
2
3
4
8
7
6
5
X2
V
BAT
GND
X1
SQW/OUT
SCL
SDA
V
DD
+5 V
DS1307
PA0
PA1
MMEVS
3-V BATTERY
+5 V
4.7 k
TP
+5 V
4.7 k
J1A INTERFACE
EPSON #C-301R
32.768-kHZ XTAL
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
AN1768 ADMISSIBLE AVALANCHE POWER OF SCHOTTKY DIODES
AN1775 Expanding Digital Input with an A/D Converter
AN1816 USING THE HC912B32 TO IMPLEMENT THE DISTRIBUTED SYSTEMS INTERFACE (DSI) PROTOCOL
AN2104 Using Background Debug Mode for the M68HC12 Family
AN2154FAP TV/Video Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN175C25A 制造商:NEW SURPLUS HARDWARE 功能描述:
AN176-20A 制造商:AN# - MILITARY 功能描述:
AN176-40 制造商:AN# - MILITARY 功能描述:
AN1768 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ADMISSIBLE AVALANCHE POWER OF SCHOTTKY DIODES
AN176H22A 制造商:NEW SURPLUS HARDWARE 功能描述: