參數(shù)資料
型號(hào): AM79C972
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
中文描述: PCnet⑩與OnNow增強(qiáng)10/100 Mbps的快速以太網(wǎng)控制器支持的PCI
文件頁(yè)數(shù): 23/130頁(yè)
文件大小: 1580K
代理商: AM79C972
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
Am79C972
23
General Purpose Serial Interface
CLSN
Collision
CLSN is an input that indicates a collision has occurred
on the network.
Input
Note:
The CLSN pin is multiplexed with the COL pin.
RXCLK
Receive Clock
RXCLK is an input. The rising edges of the RXCLK sig-
nal are used to sample the data on the RXDAT input
whenever the RXEN input is HIGH.
Input
Note:
The RXCLK pin is multiplexed with the RX_CLK
pin.
RXDAT
Receive Data
RXDAT is an input. The rising edges of the RXCLK sig-
nal are used to sample the data on the RXDAT input
whenever the RXEN input is HIGH.
Input
Note:
The RXDAT pin is multiplexed with the RX_ER
pin.
RXEN
Receive Enable
RXEN is an input. When this signal is HIGH, it indicates
to the core logic that the data on the RXDAT input pin
is valid.
Input
Note:
The RXEN pin is multiplexed with the CRS pin.
TXCLK
Transmit Clock
TXCLK is an input that provides a clock signal for MAC
activity, both transmit and receive. The rising edges of
the TXCLK can be used to validate TXDAT output data.
Input
Note:
The TXCLK pin is multiplexed with the TX_CLK
pin.
TXDAT
Transmit Data
TXDAT is an output that provides the serial bit stream
for transmission, including preamble, SFD, data, and
FCS field, if applicable.
Output
Note:
The TXDAT pin is multiplexed with the TXD[0]
pin.
TXEN
Transmit Enable
TXEN is an output that provides an enable signal for
transmission. Data on the TXDAT pin is not valid unless
the TXEN signal is HIGH.
Output
Note:
The TXEN pin is multiplexed with the TX_EN
pin.
External Address Detection Interface
EAR
External Address Reject Low
The incoming frame will be checked against the inter-
nally active address detection mechanisms and the re-
sult of this check will be OR
d with the value on the EAR
pin. The EAR pin is defined as REJECT. The pin value
is OR
d with the internal address detection result to de-
termine if the current frame should be accepted or re-
jected.
Input
The EAR pin
must not
be left unconnected, it should
be tied to VDD through a 10-k
±
5% resistor.
When RST is active, EAR is an input for NAND tree
testing
.
SFBD
Start Frame-Byte Delimiter
For the GPSI port during External Address Detec-
tion:
Output
An initial rising edge on the SFBD signal indicates that
a start of frame delimiter has been detected. The serial
bit stream will follow on the SRD signal, commencing
with the destination address field. SFBD will go high for
4 bit times (400 ns when operating at 10 Mbps) after
detecting the second
1
in the SFD (Start of Frame De-
limiter) of a received frame. SFBD will subsequently
toggle every 4 bit times (1.25 MHz frequency when op-
erating at 10 Mbps) with each rising edge indicating the
first bit of each subsequent byte of the received serial
bit stream.
For the External PHY attached to the Media Inde-
pendent Interface during External Address Detec-
tion:
An initial rising edge on the SFBD signal indicates that
a start of valid data is present on the RXD[3:0] pins.
SFBD will go high for one nibble time (400 ns when op-
erating at 10 Mbps and 40 ns when operating at 100
Mbps) one RX_CLK period after RX_DV has been as-
serted and RX_ER is deasserted and the detection of
the SFD (Start of Frame Delimiter) of a received frame.
Data on the RXD[3:0] will be the start of the destination
address field. SFBD will subsequently toggle every nib-
ble time (1.25 MHz frequency when operating at 10
Mbps and 12.5 MHz frequency when operating at 100
Mbps) indicating the first nibble of each subsequent
byte of the received nibble stream. The RX_CLK
should be used in conjunction with the SFBD to latch
the correct data for external address matching. SFBD
will be active only during frame reception.
Note:
The SFBD pin is multiplexed with the EESK and
LED1 pins.
相關(guān)PDF資料
PDF描述
AM79C972BVIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C974 PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems
AM79C974KCW PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems
AM79C975 PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
AM79C973 PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C972BKC\\W 制造商:Advanced Micro Devices 功能描述:
AM79C972BKC\W 制造商:Advanced Micro Devices 功能描述:
AM79C972BKCW 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKD/W 制造商:Advanced Micro Devices 功能描述:
AM79C972BKD\\W 制造商:Advanced Micro Devices 功能描述: