- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366550 > AM79C940VCW (ADVANCED MICRO DEVICES INC) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號： | AM79C940VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP80 |
| 封裝： | TQFP-80 |
| 文件頁數(shù)： | 58/122頁 |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940VCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
AMD
58
Am79C940
activation of the
RESET
pin or
SWRST bit. DXMTFCS is sam-
pled only when
EOF
is asserted
during a Transmit FIFO write.
Bit
Name
Description
Bit 2–1 RES
Reserved. Read as zeroes. Al-
ways write as zeroes.
APAD XMT Auto Pad Transmit. APAD XMT
enables the automatic padding
feature. Transmit frames will be
padded to extend them to 64
bytes including FCS. The FCS is
calculated for the entire frame in-
cluding pad, and appended after
the pad field. APAD XMT will
override the programming of the
DXMTFCS bit. APAD XMT is set
by activation of the
RESET
pin or
SWRST bit. APAD XMT is sam-
pled only when
EOF
is asserted
during a Transmit FIFO write.
Bit 0
Transmit Frame Status (XMTFS)
The Transmit Frame Status is valid when the XMTSV bit
is set. The register is read only, and is cleared when
XMTSV is set and a read operation is performed. The
XMTINT bit in the Interrupt Register will be set when any
bit is set in this register.
(REG ADDR 3)
Note that if XMTSV is not set, the values in this register
can change at any time, including during a read opera-
tion. This register should be read after the Transmit Re-
try Count (XMTRC). See the description of the Transmit
Retry Count (XMTRC) for additional details.
XMTSV
LCOL
MORE
ONE
DEFER
LCAR
UFLO
RTRY
Bit
Name
Description
Bit 7
XMTSV
Transmit Status Valid. Transmit
Status Valid indicates that this
status is valid for the last frame
transmitted. The value of XMTSV
will not change during a read op-
eration.
Underflow. Indicates that the
Transmit FIFO emptied before
the end of frame was reached.
The transmitted frame is trun-
cated at that point. If UFLO is set,
TDTREQ
will be de-asserted,
and will not be re-asserted until
the XMTFS has been read.
Bit 6
UFLO
Bit 5
LCOL
Late Collision. Indicates that a
collision occurred after the slot
time of the channel elapsed. If
LCOL is set,
TDTREQ
will be de-
asserted, and will not be
re-asserted until the XMTFS has
been read. The MACE device
does not retry after a late
collision.
More. Indicates that more than
one retry was needed to transmit
the frame. ONE, MORE and
RTRY are mutually exclusive.
One. Indicates that exactly one
retry was needed to transmit the
frame. ONE, MORE and RTRY
are mutually exclusive.
Defer. Indicates that MACE de-
vice had to defer transmission of
the frame. This condition results
if the channel is busy when the
MACE device is ready to
transmit.
Loss of Carrier. Indicates that the
carrier became false during a
transmission. The MACE device
does not retry upon Loss of Car-
rier. LCAR will not be set when
the DAI port is selected, when
the 10BASE-T port is selected
and in the link pass state, or dur-
ing any internal loopback mode.
When the 10BASE-T port is se-
lected and in the link fail state,
LCAR will will be reported for any
transmission attempt.
Retry Error. Indicates that all at-
tempts to transmit the frame
were unsuccessful, and that fur-
ther attempts have been aborted.
If Disable Retry (DRTRY in the
Transmit Frame Control register)
is cleared, RTRY will be set when
a total of 16 unsuccessful at-
tempts were made to transmit the
frame. If DRTRY is set, RTRY in-
dicates that the first and only at-
tempt to transmit the frame was
unsuccessful. ONE, MORE and
RTRY are mutually exclusive. If
RTRY is set,
TDTREQ
will be de-
asserted, and will not be re-
asserted until the XMTFS has
been read.
Bit 4
MORE
Bit 3
ONE
Bit 2
DEFER
Bit 1
LCAR
Bit 0
RTRY
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940VI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940VI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C945 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C945-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C945-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。