參數(shù)資料
型號(hào): AM79C940KCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Media Access Controller for Ethernet (MACE)
中文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP10
封裝: PLASTIC, QFP-100
文件頁(yè)數(shù): 60/122頁(yè)
文件大小: 914K
代理商: AM79C940KCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
60
Am79C940
Bit 0 ASTRP RCV
Auto Strip Receive. ASTRP RCV
enables the automatic pad strip-
ping feature. The pad and FCS
fields will be stripped from re-
ceive frames and not placed in
the FIFO. ASTRP RCV is set by
activation of the
RESET
pin or
the SWRST bit.
Receive Frame Status (RCVFS)
RCVFS [31–00]
The Receive Frame Status is a single byte location
which must be read by four read cycles to obtain the four
bytes (32-bits) of status associated with each receive
frame. Receive Frame Status can be read using either
the Register Direct or FIFO Direct access modes.
In Register Direct mode, access to the Receive FIFO will
be denied until all four status bytes for the completed
frame have been read from the Receive Frame Status
location. In FIFO Direct mode, the Receive Frame
Status is read through the Receive FIFO location, by
continuing to execute four read cycles after the comple-
tion of packet data (and assertion of
EOF
). The Receive
Frame Status can be read using either mode, or a com-
bination of both modes, however each status byte will be
presented only once regardless of access method.
Other register reads and/or writes can be interleaved at
any time, during the Receive Frame Status sequence.
The Receive Frame Status consists of the following four
bytes of information:
RFS0
Receive Message Byte Count
(RCVCNT) [7–0]
RFS1
Receive Status, (RCVSTS) [11–8]
RFS2
Runt Packet Count (RNTPC) [7–0]
RFS3
Receive Collision Count (RCVCC) [7–0]
(REG ADDR 6)
RFS0—Receive Message Byte Count (RCVCNT)
RCVCNT [7:0]
Bit
Name
Description
Bit 7-0
RCVCNT
The
[7:0]
Count indicates the number of
whole bytes in the received mes-
sage. If pad bytes were stripped
from
RCVCNT indicates the number
of bytes received less the num-
ber of pad bytes and less the
number of FCS bytes. RCVCNT
is 12 bits long. If a late collision is
detected (CLSN set in RCVSTS),
the count is an indication of the
length (in byte times) of the dura-
tion of the receive activity includ-
ing the collision. RCVCNT [10:8]
correspond to bits 3–0 in RFS1 of
the Receive Frame Status.
RCVCNT [11–0] will be invalid
when OFLO is set.
Receive
Message Byte
the
received
frame,
RFS1—Receive Status (RCVSTS)
OFLO CLSN
FRAM
FCS
RCVCNT [10:8]
Bit
Name
Description
Bit 7
OFLO
Overflow flag. Indicates that the
Receive FIFO over flowed due to
the inability of the host/controller
to read data fast enough to keep
pace with the receive serial bit
stream and the latency provided
by the Receive FIFO itself. OFLO
is indicated on the receive frame
that caused the overflow condi-
tion; complete frames in the Re-
ceive FIFO are not affected.
While the Receive FIFO is in the
overflow condition, it ignores ad-
ditional receive data on the net-
work. The internal address
detect logic will continue to oper-
ate and the Missed Packet Count
(MPC in register 24) will be incre-
mented for each packet which
passes the address match
criteria, and complete without
collision.
Collision Flag. Indicates that the
receive operation suffered a colli-
sion during reception of the
frame. If CLSN is set, it indicates
that the receive frame suffered a
late collision, since a frame expe-
riencing collision within the slot
time will be automatically deleted
from the RCVFIFO (providing
LLRCV in the Receive Frame
Control register is cleared). Note
that if the LLRCV bit is enabled,
the late collision threshold is ef-
fectively moved from the normal
64-byte (512-bit) level to the
12-byte (96-bit) level. Runt pack-
ets suffering a collision will be
flushed from the RCVFIFO re-
gardless of the state of the RPA
bit (User Test Register). CLSN
will not be set if OFLO is set.
Framing Error flag. Indicates that
the received frame contained a
non-integer multiple of bytes and
an FCS error. If there was no
FCS error then FRAM will not be
set. FRAM is not valid during in-
ternal loopback. FRAM will not
be set if OFLO is set.
FCS Error flag. Indicates that
there is an FCS error in the
frame. The receive FCS is com-
puted and checked normally
when ASTRP RCV = 1, but is not
Bit 6
CLSN
Bit 5
FRAM
Bit 4
FCS
相關(guān)PDF資料
PDF描述
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961AKCW PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
AM79C961AKC PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940KI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940KI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940VCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)