參數(shù)資料
型號： AM79C940KCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： Media Access Controller for Ethernet (MACE)
中文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP10
封裝： PLASTIC, QFP-100
文件頁數(shù)： 25/122頁
文件大?。?/td> 914K
代理商： AM79C940KCW
AMD
25
Am79C940
HOST SYSTEM INTERFACE
DBUS15–0
Data Bus (Input/Output/3-state)
DBUS contains read and write data to and from internal
registers and the Transmit and Receive FIFOs.
ADD4–0
Address Bus (Input)
ADD is used to access the internal registers and FIFOs
to be read or written.
R/
W
Read/Write (Input)
Indicates the direction of data flow during the MACE de-
vice register, Transmit FIFO, or Receive FIFO
accesses.
RDTREQ
Receive Data Transfer Request (Output)
Receive Data Transfer Request indicates that there is
data in the Receive FIFO to be read. When
RDTREQ
is
asserted there will be a minimum of 16 bytes to be read
except at the completion of the frame, in which case
EOF
will be asserted.
RDTREQ
can be programmed to
request receive data transfer when 16, 32 or 64 bytes
are available in the Receive FIFO, by programming the
Receive FIFO Watermark (RCVFW bits) in the FIFO
Configuration Control register. The first assertion of
RDTREQ
will not occur until at least 64 bytes have been
received, and the frame has been verified as non runt.
Runt packets will normally be deleted from the Receive
FIFO with no external activity on
RDTREQ
. When Runt
Packet Accept is enabled (RPA bit) in the User Test
Register,
RDTREQ
will be asserted when the runt pack-
et completes, and the entire frame resides in the
Receive FIFO.
RDTREQ
will be asserted only when En-
able Receive (ENRCV) is set in the MAC Configuration
Control register.
The RCVFW can be overridden by enabling the Low La-
tency Receive function (setting LLRCV bit) in the Re-
ceive Frame Control register, which allows
RDTREQ
to
be asserted after only 12 bytes have been received.
Note that use of this function exposes the system inter-
face to premature termination of the receive frame, due
to network events such as collisions or runt packets. It is
the responsibility of the system designer to provide ade-
quate recovery mechanisms for these conditions.
TDTREQ
Transmit Data Transfer Request (Output)
Transmit Data Transfer Request indicates there is room
in the Transmit FIFO for more data.
TDTREQ
is as-
serted when there are a minimum of 16 empty bytes in
the Transmit FIFO.
TDTREQ
can be programmed to re-
quest transmit data transfer when 16, 32 or 64 bytes are
available in the Transmit FIFO, by programming the
Transmit FIFO Watermark (XMTFW bits) in the FIFO
Configuration Control register.
TDTREQ
will be
asserted only when Enable Transmit (ENXMT) is set in
the MAC Configuration Control register.
FDS
FIFO Data Select (Input)
FIFO Data Select allows direct access to the transmit or
Receive FIFO without use of the ADD address bus.
FDS
must be activated in conjunction with R/
W
. When the
MACE device samples R/
W
as high and
FDS
low, a read
cycle from the Receive FIFO will be initiated. When the
MACE chip samples R/
W
and
FDS
low, a write cycle to
the Transmit FIFO will be initiated. The
CS
line should
be inactive (high) when FIFO access is requested using
the
FDS
pin. If the MACE device samples both
CS
and
FDS
as active simultaneously, no cycle will be exe-
cuted, and
DTV
will remain inactive.
DTV
Data Transfer Valid (Output/3-state)
When asserted, indicates that the read or write opera-
tion has completed successfully. The absence of
DTV
at
the termination of a host access cycle on the MACE de-
vice indicates that the data transfer was unsuccessful.
DTV
need not be used if the system interface can guar-
antee that the latency to
TDTREQ
and
RDTREQ
asser-
tion and de-assertion will not cause the Transmit FIFO
to be over-written or the Receive FIFO to be over-read.
In this case, the latching or strobing of read or write data
can be synchronized to the SCLK input rather than to the
DTV
output.
EOF
End Of Frame (Input/Output/3–state)
End Of Frame will be asserted by the MACE device
when the last byte/word of frame data is read from the
Receive FIFO, indicating the completion of the frame
data field for the receive message. End Of Frame must
be asserted low to the MACE device when the last byte/
word of the frame is written into the Transmit FIFO.
BE1–0
Byte Enable (Input)
Used to indicate the active portion of the data transfer to
or from the internal FIFOs. For word (16-bit) transfers,
both
BE0
and
BE1
should be activated by the external
host/controller. Single byte transfers are performed by
identifying the active data bus byte and activating only
one of the two signals. The function of the
BE1–0
pins is
programmed using the BSWP bit (BIU Configuration
Control register, bit 6).
BE1–0
are not required for ac-
cesses to MACE device registers.
CS
Chip Select (Input)
Used to access the MACE device FIFOs and internal
registers locations using the ADD address bus. The
FIFOs may alternatively be directly accessed without
supplying the FIFO address, by using the
FDS
and
R/
W
pins.
相關(guān)PDF資料
PDF描述
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961AKCW PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
AM79C961AKC PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940KI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940KI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940VCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*