參數(shù)資料
型號(hào): AM79C940KCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Media Access Controller for Ethernet (MACE)
中文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP10
封裝: PLASTIC, QFP-100
文件頁(yè)數(shù): 116/122頁(yè)
文件大?。?/td> 914K
代理商: AM79C940KCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
A-1
Am79C940
APPENDIX A
Logical Address Filtering
For Ethernet
The purpose of logical (or group or multicast) addresses
is to allow a group of nodes in a network to receive the
same message. Each node can maintain a list of multi-
cast addresses that it will respond to. The logical ad-
dress filter mechanism in AMD Ethernet controllers is a
hardware aide that reduces the average amount of host
computer time required to determine whether or not an
incoming packet with a multicast destination address
should be accepted.
The logical address filter hardware is an implementation
of a hash code searching technique commonly used by
software programmers. If the multicast bit in the destina-
tion address of an incoming packet is set, the hardware
maps this address into one of 64 categories then ac-
cepts or rejects the packet depending on whether or not
the bit in the logical address filter register corresponding
the selected category is set. For example, if the address
maps into category 24, and bit 24 of the logical address
filter register is set, the packet is accepted.
Since there are more than 10
14
possible multicast ad-
dresses and only 64 categories, this scheme is far from
unambiguous. This means that the software will still
have to compare the address of a received packet with
its list of acceptable multicast addresses to make the fi-
nal decision whether to accept or discard the packet.
However, the hardware prevents the software from hav-
ing to deal with the vast majority of the unacceptable
packets.
The efficiency of this scheme depends on the number of
multicast groups that are used on a particular network
and the number of groups to which a node belongs. At
one extreme if a node happens to belong to 64 groups
that map into 64 different categories, the hardware will
accept all multicast addresses, and all filtering must be
done by software. At the other extreme (which is closer
to a practical network), if multicast addresses are as-
signed by the local administrator, and fewer than 65
groups are set up, the addresses can be assigned so
that each address maps into a different category, and no
software filtering will be needed at all.
In the latter case described above, a node can be made
a member of several groups by setting the appropriate
bits in the logical address filter register. The administra-
tor can use the table Mapping of Logical Address to Fil-
ter Maskto find a multicast address that maps into a par-
ticular address filter bit. For example address 0000 0000
00BB maps into bit 15. Therefore, any node that has bit
15 set in its logical address filter register will receive all
packets addressed to 0000 0000 00BB. (Addresses in
this table are not shown in the standard Ethernet format.
In the table the rightmost byte is the first byte to appear
on the network with the least significant bit appearing
first).
Driver software that manages a list of multicast ad-
dresses can work as follows. First the multicast address
list and the logical address filter must be initialized.
Some sort of management function such as the driver
initialization routine passes to the driver a list of ad-
dresses. For each address in the list the driver uses a
subroutine similar to the one listed in the Am7990
LANCE data sheet to set the appropriate bit in a soft-
ware copy of the logical address filter register. When the
complete list of addresses has been processed, the reg-
ister is loaded.
Later, when a packet is received, the driver first looks at
the Individual/Group bit of the destination address of the
packet to find out whether or not this is a multicast ad-
dress. If it is, the driver must search the multicast ad-
dress list to see if this address is in the list. If it is not in
the list, the packet is discarded.
The broadcast address, which consists of all ones is a
special multicast address. Packets addressed to the
broadcast address must be received by all nodes. Since
broadcast packets are usually more common than other
multicast packets, the broadcast address should be the
first address in the multicast address list.
相關(guān)PDF資料
PDF描述
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961AKCW PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
AM79C961AKC PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940KI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940KI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940VC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940VCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)