參數(shù)資料
型號(hào)： AM79C930
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
中文描述： PCnet -移動(dòng)單芯片無(wú)線局域網(wǎng)媒體接入控制器
文件頁(yè)數(shù)： 27/161頁(yè)
文件大小： 691K
代理商： AM79C930
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
P R E L I M I N A R Y
AMD
27
Am79C930
Function Mode
Standby mode
Common Memory Read Even Byte
Common Memory Read Odd Byte
Common Memory Write Even Byte
Common Memory Write Odd Byte
Attribute Memory Read Even Byte
Attribute Memory Read Odd Byte
Attribute Memory Write Even Byte
Attribute Memory Write Odd Byte
I/O Read Even Byte
I/O Read Odd Byte
I/O Write Even Byte
I/O Write Odd Byte
REG
X
H
H
H
H
L
L
L
L
L
L
L
L
CE1
H
L
L
L
L
L
L
L
L
L
L
L
L
IORD
X
H
H
H
H
H
H
H
H
L
L
H
H
IOWR
X
H
H
H
H
H
H
H
H
H
H
L
L
A0
X
L
H
L
H
L
H
L
H
L
H
L
H
OE
X
L
L
H
H
L
L
H
H
H
H
H
H
WE
X
H
H
L
L
H
H
L
L
H
H
H
H
D7–0
High-Z
Even Byte
Odd Byte
Even Byte
Odd Byte
Even Byte
Odd Byte
Even Byte
Odd Byte
Even Byte
Odd Byte
Even Byte
Odd Byte
REG
Attribute Memory Select
REG
is an active low-input signal that selects among At-
tribute memory and Common memory in the Am79C930
device and the Am79C930-based PCMCIA card. When
REG
is asserted, then the current access is to Attribute
memory or I/O. When
REG
is not asserted, then the cur-
rent access is to Common memory.
Input
RESET
Reset
RESET is an active high-input signal that clears the
Card Configuration Option Register CCOR) and places
the Am79C930 device into an unconfigured (PCMCIA-
Memory-Only Interface) state. This pin also causes a
RESET to be asserted to each of the Am79C930 core
function units (i.e., PCMCIA interface, CPU, and Trans-
ceiver Attachment Interface).
Input
STSCHG
Status Change
The
STSCHG
signal is an active low signal.
STSCHG
as
implemented in the Am79C930 device is only used for
the PCMCIA WAKEUP indication. The CHANGED bit
and the SIGCHG bit of the Card Configuration and
Status Register (CCSR) are not supported by the
Am79C930 device. The Pin Replacement Register is
not supported by the Am79C930 device.
Output
WAIT
Extend Bus Cycle
The
WAIT
signal is an active low signal.
WAIT
is as-
serted by the Am79C930 device to delay completion of
the access cycle currently in progress.
Output
WE
Write Enable
WE
is an active low write-enable input signal.
WE
is
used to strobe memory write data into the Am79C930
Input
device from the PCMCIA data bus.
WE
should be deas-
serted during memory read cycles to the Am79C930.
WE
is used for Common memory accesses and Attrib-
ute memory accesses.
ISA (IEEE P996) Bus interface
LA23–17, SA16–0
Address Bus
Signals SA0 through SA16 and LA17 through LA23
are address-bus-input lines which enable direct address
of up to 16 Mbytes of memory space in an ISA-based
Am79C930 design. Signal SA0 is always used, because
the data interface to the Am79C930 is only 8-bits wide.
Input
SD7–0
Data Bus
Signals SD7 through SD0 are the bidirectional data bus
for ISA. The most significant bit is SD7.
Input/Output
AEN
Address Enable
AEN is driven LOW by the ISA host to indicate when an
I/O address is valid.
Input
BALE
Bus Address Latch Enable
BALE is driven by the ISA host to indicate when the ad-
dress signal lines are valid.
Input
IOCHRDY
I/O Channel Ready
The IOCHRDY signal is deasserted by the Am79C930
device at the beginning of a memory access in order
to delay completion of the memory access cycle then
in progress. The IOCHRDY signal is reasserted by
the Am79C930 device when the memory access
is completed.
Output
相關(guān)PDF資料
PDF描述
AM79C930VCW PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
AM79C940VCW Media Access Controller for Ethernet (MACE)
AM79C940 Media Access Controller for Ethernet (MACE)
AM79C940JCW Media Access Controller for Ethernet (MACE)
AM79C940KCW Media Access Controller for Ethernet (MACE)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C930EVAL-HW 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Am79C930EVAL-HW - PCnet-Mobile Evaluation Kit
AM79C930VC/W 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
AM79C930VCW 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
AM79C940 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*