- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366550 > AM79C930 (Advanced Micro Devices, Inc.) PCnet-Mobile Single-Chip Wireless LAN Media Access Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C930 |
| 廠(chǎng)商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| 中文描述： | PCnet -移動(dòng)單芯片無(wú)線(xiàn)局域網(wǎng)媒體接入控制器 |
| 文件頁(yè)數(shù)： | 107/161頁(yè) |
| 文件大小： | 691K |
| 代理商： | AM79C930 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)當(dāng)前第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
P R E L I M I N A R Y
AMD
107
Am79C930
to delay the start of CRC8 and CRC32 and DC bias control
calculation for both receive and transmit frames. The physical
header field is assumed to begin after the Start of Frame Delimiter
has been detected.
TCR4: Antenna Diversity Timer
This register is the Antenna Diversity Timer register
used to control antenna dwell time during antenna
diversity measurements.
CONFIGURATION REGISTER INDEX:
04h
Bit
Name
Reset Value
Description
7
ANTEN
0
Antenna Diversity Enable. When set to a 1, the internal antenna di-
versity logic is used to select the antenna. When set to a 0, software
has control over antenna selection through the ANTS bit of
TIR26[4] and the ANTSLTLD bit of TCR7[1]. Dwell times for an-
tenna measurements are still used to obtain RSSI data when this bit
is set to 0, but final antenna selection will be controlled by software.
Reserved. Must be written as a 0. Reads of this bit produce
undefined data.
Antenna Diversity Timer. Dwell time per antenna in time steps of
CLKIN period times 20 when the CLKGT20 bit of MIR9 is set to 0,
and time steps of CLKIN period times 40, when the CLKGT20 bit of
MIR9 is set to 1. When the value in this register is “00,” then the di-
versity switching function is disabled.
6
Reserved
–
5–0
ADT[5:0]
00h
TCR5: TX Ramp Up Timing
This register is the TX Ramp Up Timing register. This
register determines the ramp up timing of the TX
enable signals.
CONFIGURATION REGISTER INDEX:
05h
Bit
Name
Reset Value
Description
7:4
TGAP1[3:0]
0h
Transmit Timing Gap 1. These bits are used to determine the gap
between the assertion of the
T1
signal and the assertion of the
T2
signal.
T1
and
T2
can be used to control the timing of the
TXCMD
and
TXPE
pins, respectively. The interval is programmable with a
resolution equal to 20 times the CLKIN period when the CLKGT20
bit of MIR9 is set to 0 and a resolution equal to 40 times the CLKIN
period when the CLKGT20 bit of MIR9 is set to 1. For a 1Mbs data
rate with CLKIN = 20MHz and CLKGT20 = 0, the resolution is 1
μ
.
Transmit Timing Gap 2. These bits are used to determine the gap
between the assertion of the
T2
signal and the assertion of the
T3
signal. The interval is programmable with a resolution equal to 20
times the CLKIN period when the CLKGT20 bit of MIR9 is set to 0
and a resolution equal to 40 times the CLKIN period when the
CLKGT20 bit of MIR9 is set to 1. For a 1 Mbs data rate with CLKIN =
20 MHz and CLKGT20 = 0, the resolution is 1
μ
.
3:0
TGAP2[3:0]
0h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C930VCW | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C930EVAL-HW | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Am79C930EVAL-HW - PCnet-Mobile Evaluation Kit |
| AM79C930VC/W | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C930VCW | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C940 | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。