參數(shù)資料
型號： AM5X86
廠商： Advanced Micro Devices, Inc.
英文描述： High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器)
中文描述： 高性能設計的片上集成完整的32位架構Micrprocessor（高性能單片32位微處理器）
文件頁數(shù)： 5/67頁
文件大小： 1201K
代理商： AM5X86
AMD
PRELIMINARY
Am5
X
86 Microprocessor
5
4.8.9 BOFF During Write-Back .....................................................................................................32
4.8.10 Snooping Characteristics During a Cache Line Fill ...........................................................32
4.8.11 Snooping Characteristics During a Copy-Back .................................................................32
4.9 Cache Invalidation and Flushing in Write-Back mode ..................................................................33
4.9.1 Cache Invalidation through Software ..................................................................................33
4.9.2 Cache Invalidation through Hardware .................................................................................33
4.9.3 Snooping During Cache Flushing ........................................................................................34
4.10 Burst Write ..................................................................................................................................34
4.10.1 Locked Accesses ..............................................................................................................35
4.10.2 Serialization .......................................................................................................................35
4.10.3 PLOCK Operation in Write-Through mode ........................................................................36
Clock Control ......................................................................................................................................36
5.1 Clock Generation ..........................................................................................................................36
5.2 Stop Clock .....................................................................................................................................36
5.2.1 External Interrupts in Order of Priority .................................................................................36
5.3 Stop Grant Bus Cycle ...................................................................................................................36
5.4 Pin State during Stop Grant ..........................................................................................................37
5.5 Clock Control State Diagram ........................................................................................................37
5.5.1 Normal State ........................................................................................................................37
5.5.2 Stop Grant State ..................................................................................................................37
5.5.3 Stop Clock State ..................................................................................................................39
5.5.4 Auto Halt Power Down State ...............................................................................................39
5.5.5 Stop Clock Snoop State (Cache Invalidations) ....................................................................39
5.5.6 Cache Flush State ...............................................................................................................39
SRESET Function ...............................................................................................................................39
System Management mode ................................................................................................................39
7.1 Overview .......................................................................................................................................39
7.2 Terminology ..................................................................................................................................40
7.3 System Management Interrupt Processing ...................................................................................40
7.3.1 System Management Interrupt Processing .........................................................................41
7.3.2 SMI Active (SMIACT) ..........................................................................................................41
7.3.3 SMRAM ...............................................................................................................................42
7.3.4 SMRAM State Save Map ....................................................................................................43
7.4 Entering System Management mode ............................................................................................44
7.5 Exiting System Management mode ..............................................................................................44
7.6 Processor Environment .................................................................................................................44
7.7 Executing System Management mode Handler ............................................................................45
7.7.1 Exceptions and Interrupts with System Management mode ...............................................46
7.7.2 SMM Revisions Identifier .....................................................................................................46
7.7.3 Auto HALT Restart ..............................................................................................................47
7.7.4 I/O Trap Restart ...................................................................................................................47
7.7.5 I/O Trap Word ......................................................................................................................47
7.7.6 SMM Base Relocation .........................................................................................................48
7.8 SMM System Design Considerations ...........................................................................................48
7.8.1 SMRAM Interface ................................................................................................................48
7.8.2 Cache Flushes ....................................................................................................................49
7.8.3 A20M Pin .............................................................................................................................49
7.8.4 CPU Reset during SMM ......................................................................................................52
7.8.5 SMM and Second Level Write Buffers ................................................................................52
7.8.6 Nested SMI and I/O Restart ................................................................................................52
7.9 SMM Software Considerations .....................................................................................................52
7.9.1 SMM Code Considerations .................................................................................................52
7.9.2 Exception Handling .............................................................................................................52
7.9.3 Halt during SMM ..................................................................................................................53
7.9.4 Relocating SMRAM to an Address above 1 Mbyte .............................................................53
5
6
7
相關PDF資料
PDF描述
AM6TW-2424D 6 watt dc-dc converters
AM6TW-4803SH35 6 watt dc-dc converters
AM6TW-4805D 6 watt dc-dc converters
AM6TW-4805DH35 6 watt dc-dc converters
AM6TW-4805S 6 watt dc-dc converters
相關代理商/技術參數(shù)
參數(shù)描述
AM5X86-P75 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA
AM6 功能描述:按鈕開關 Push Button Oper, 30 mm,Non Ill. Mush., Mom., Blue RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0
AM-6 制造商:Greenlee Textron Inc 功能描述:MULTIMETER ANALOG 制造商:Greenlee Textron Inc 功能描述:MULTIMETER,ANALOG
AM60 制造商:Thomas & Betts 功能描述:60A ANGLE ADAPTER
AM600 制造商:EXTECH 制造商全稱:Extech Instruments Corporation. 功能描述:600A AC Analog Clamp Meter
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*