參數(shù)資料
型號: AM5X86
廠商: Advanced Micro Devices, Inc.
英文描述: High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器)
中文描述: 高性能設計的片上集成完整的32位架構Micrprocessor(高性能單片32位微處理器)
文件頁數(shù): 29/67頁
文件大?。?/td> 1201K
代理商: AM5X86
Am5
X
86 Microprocessor
29
AMD
PRELIMINARY
10
9
Data
HITM
EADS
INV
Read
BRDY
AHOLD
BLAST
ADS
W/R
M/IO
ADR
CLK
W n+4
W n
W n+8
W n+C
Figure 12. Snoop Hit Cycle with Write-Back
Note:
The circled numbers in this figure represent the steps in section 4.8.5.3.
1
7
8
5
4
6
3
2
CACHE
from CPU
to CPU
from CPU
Step 8 As an example, AHOLD is now removed. In the
next clock cycle, the current address of the
write-back access is driven onto the address
bus.
Step 9 The write-back access is finished when BLAST
and BRDY both transition to 0.
Step 10In the clock cycle after the final write-back
access, the snooping cache drives HITM back
to 1.
The status of the snooped and written-back line is now
either shared (INV = 0) or is changed to invalid (INV = 1).
4.8.6
Reordering of Write-Backs (AHOLD) with
BOFF
As seen previously, the Bus Interface Unit (BIU) com-
pletes the processor-initiated access first if the snooping
access occurs after the start of the processor-initiated
access. If the HITM signal occurs one clock cycle before
the ADS = 0 of the processor-initiated access, the write-
back receives priority and is executed first.
However, if the snooping access is executed after the
start of the processor-initiated access, there is a
methodology to reorder the access order. The BOFF
signal delays outstanding processor-initiated cycles so
that a snoop write-back can occur immediately (see
Figure 13).
Scenario
: If there are outstanding processor-initiated
cycles on the bus, asserting BOFF clears the bus pipe-
line. If a snoop causes HITM to be asserted, the first
cycle issued by the microprocessor after deassertion of
BOFF is the write-back cycle. After the write-back cycle,
it reissues the aborted cycles. This translates into the
following sequence:
Step 1 The processor starts a cacheable burst read
cycle.
Step 2 One clock cycle later, AHOLD is asserted. This
switches the address bus into an input one clock
cycle after AHOLD is asserted.
Step 3 Two clock cycles after AHOLD is asserted, the
EADS and INV signals are asserted to start the
snooping cycle.
Step 4 Two clock cycles after EADS is asserted, HITM
becomes valid. The line is modified, therefore
HITM = 0.
Step 5 Note that the processor-initiated access is not
completed because BLAST = 1.
Step 6 With HITM going Low, the core system logic
asserts BOFF in the next clock cycle to the
snooping processor to reorder the access.
BOFF overrides BRDY. Therefore, the partial
read is not used. It is reread later.
相關PDF資料
PDF描述
AM6TW-2424D 6 watt dc-dc converters
AM6TW-4803SH35 6 watt dc-dc converters
AM6TW-4805D 6 watt dc-dc converters
AM6TW-4805DH35 6 watt dc-dc converters
AM6TW-4805S 6 watt dc-dc converters
相關代理商/技術參數(shù)
參數(shù)描述
AM5X86-P75 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA
AM6 功能描述:按鈕開關 Push Button Oper, 30 mm,Non Ill. Mush., Mom., Blue RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0
AM-6 制造商:Greenlee Textron Inc 功能描述:MULTIMETER ANALOG 制造商:Greenlee Textron Inc 功能描述:MULTIMETER,ANALOG
AM60 制造商:Thomas & Betts 功能描述:60A ANGLE ADAPTER
AM600 制造商:EXTECH 制造商全稱:Extech Instruments Corporation. 功能描述:600A AC Analog Clamp Meter