參數(shù)資料
型號(hào)： AM42BDS640AGBD9IT
廠商： SPANSION LLC
元件分類： 存儲(chǔ)器
英文描述： Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
中文描述： SPECIALTY MEMORY CIRCUIT, PBGA93
封裝： 8 X 11.60 MM, FBGA-93
文件頁(yè)數(shù)： 19/72頁(yè)
文件大?。?/td> 1060K
代理商： AM42BDS640AGBD9IT
November 1, 2002
Am42BDS640AG
25
P R E L I M INARY
Table 11.
Burst Read Mode Settings
Note: Upon power-up or hardware reset the default setting
is continuous.
Burst Active Clock Edge Configuration
By default, the device will deliver data on the rising
edge of the clock after the initial synchronous access
time. Subsequent outputs will also be on the following
rising edges, barring any delays. The device can be set
so that the falling clock edge is active for all synchro-
nous accesses. Address bit A17 determines this set-
ting; “1” for rising active, “0” for falling active.
RDY Configuration
By default, the device is set so that the RDY pin will
output V
OH whenever there is valid data on the outputs.
The device can be set so that RDY goes active one
data cycle before active data. Address bit A18 deter-
mines this setting; “1” for RDY active with data, “0” for
RDY active one clock cycle before valid data.
Configuration Register
Table 12 shows the address bits that determine the
configuration register settings for various device func-
tions.
Table 12.
Burst Mode Configuration Register
Note:Device will be in the default state upon power-up or hardware reset.
Sector Lock/Unlock Command Sequence
The sector lock/unlock command sequence allows the
system to determine which sectors are protected from
accidental writes. When the device is first powered up,
all sectors are locked. To unlock a sector, the system
must write the sector lock/unlock command sequence.
Two cycles are first written: addresses are don’t care
and data is 60h. During the third cycle, the sector
address (SLA) and unlock command (60h) is written,
while specifying with address A6 whether that sector
should be locked (A6 = V
IL) or unlocked (A6 = VIH).
After the third cycle, the system can continue to lock or
unlock additional cycles, or exit the sequence by
writing F0h (reset command).
Note that the last two outermost boot sectors can be
locked by taking the WP# signal to V
IL.
Reset Command
Writing the reset command resets the banks to the read
or erase-suspend-read mode. Address bits are don’t
cares for this command.
The reset command may be written between the
sequence cycles in an erase command sequence
before erasing begins. This resets the bank to which
Burst Modes
Address Bits
A16
A15
Continuous
0
8-word linear wrap around
0
1
16-word linear wrap around
1
0
32-word linear wrap around
1
Address BIt
Function
Settings (Binary)
A19
Set Device Read Mode
0 = Synchronous Read (Burst Mode) Enabled
1 = Asynchronous Mode (default)
A18
RDY
0 = RDY active one clock cycle before data
1 = RDY active with data (default)
A17
Clock
0 = Burst starts and data is output on the falling edge of CLK
1 = Burst starts and data is output on the rising edge of CLK (default)
A16
Burst Read Mode
00 = Continuous (default)
01 = 8-word linear with wrap around
10 = 16-word linear with wrap around
11 = 32-word linear with wrap around
A15
A14
Programmable
Wait State
000 = Data is valid on the 2nd active CLK edge after AVD# transition to VIH
001 = Data is valid on the 3rd active CLK edge after AVD# transition to V
IH
010 = Data is valid on the 4th active CLK edge after AVD# transition to V
IH
011 = Data is valid on the 5th active CLK edge after AVD# transition to VIH
100 = Data is valid on the 6th active CLK edge after AVD# transition to V
IH
101 = Data is valid on the 7th active CLK edge after AVD# transition to V
IH (default)
A13
A12
相關(guān)PDF資料
PDF描述
AM29F017D-150FE LM340/LM78XX Series 3-Terminal Positive Regulators; Package: TO-3; No of Pins: 2; Qty per Container: 50; Container: Tray
AM29F017D-150FI LM340/LM78XX Series 3-Terminal Positive Regulators; Package: TO-3; No of Pins: 2; Qty per Container: 50; Container: Tray
AM29F017D-70E4C LM340/LM78XX Series 3-Terminal Positive Regulators; Package: TO-3; No of Pins: 2; Qty per Container: 50; Container: Tray
AM29F017D-70E4E LM140L/LM340L Series 3-Terminal Positive Regulators; Package: TO-39; No of Pins: 3; Qty per Container: 500; Container: Box
AM29F017D-70E4I LM140L/LM340L Series 3-Terminal Positive Regulators; Package: TO-39; No of Pins: 3; Qty per Container: 500; Container: Box
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM42BDS640AGTC8IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM
AM42BDS640AGTC8IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM
AM42BDS640AGTC9IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM
AM42BDS640AGTC9IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM
AM42BDS640AGTD8IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*