- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375269 > ADV7197KST (ANALOG DEVICES INC) Multiformat HDTV Encoder with Three 11-Bit DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7197KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Multiformat HDTV Encoder with Three 11-Bit DACs |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP52 |
| 封裝： | PLASTIC, MQFP-52 |
| 文件頁數(shù)： | 13/20頁 |
| 文件大小： | 229K |
| 代理商： | ADV7197KST |
REV. 0
ADV7197
–13–
Table I must be followed when programming the control signals
in Async Timing Mode.
Table I. Truth Table
SYNC
TSYNC
DV
1 –> 0
0
0 or 1
50% Point of Falling Edge of
Tri-Level Horizontal Sync
Signal, a
25% Point of Rising Edge of
Tri-Level Horizontal Sync
Signal, b
50% Point of Falling Edge of
Tri-Level Horizontal Sync
Signal, c
50% Start of Active Video, d
50% End of Active Video, e
0
0 –> 1
0 or 1
0 –> 1
0 or 1
0
1
1
0 or 1
0 or 1
0 –> 1
1 –> 0
MODE REGISTER 1
MR1 (MR17–MR10)
(Address (SR4–SR0) = 01H)
Figure 15 shows the various operations under the control of
Mode Register 1.
MR1 BIT DESCRIPTION
Pixel Data Enable (MR10)
When this bit is set to “0,” the pixel data input to the ADV7197
is blanked such that a black screen is output from the DACs.
When this bit is set to “1,” pixel data is accepted at the input
pins and the ADV7197 outputs to the standard set in “Output
Standard Selection” (MR01–MR00). This bit also must be set
to “1” to enable output of the test pattern signals.
Input Format (MR11)
It is possible to input data in 4:2:2 format or in 4:4:4 format.
Test Pattern Enable (MR12)
Enables or disables the internal test pattern generator.
Test Pattern Hatch/Frame (MR13)
If this bit is set to “0,” a cross hatch test pattern is output from
the ADV7197. The cross hatch test pattern can be used to test
monitor convergence.
If this bit is set to “1,” a uniform colored frame/field test pattern
is output from the ADV7197.
The color of the lines or the frame/field is by default white but
can be programmed to be any color using the Color Y, Color
Cr, Color Cb Registers.
VBI Open (MR14)
This bit enables or disables the facility of VBI data insertion
during the Vertical Blanking Interval.
For this purpose Lines 7–20 in 1080i and Lines 6–25 in 720p
can be used for VBI data insertion.
Reserved (MR15–MR17)
A “0” must be written to these bits.
MR11
MR17
MR12
MR14
MR15
MR16
MR13
MR10
MR14
0
1
DISABLED
ENABLED
VBI OPEN
MR12
0
1
DISABLED
ENABLED
TEST PATTERN
ENABLE
MR10
0
1
DISABLED
ENABLED
PIXEL DATA
ENABLE
MR13
0
1
HATCH
FIELD/FRAME
TEST PATTERN
HATCH/FRAME
MR11
0
1
4:4:4 YCrCb
4:2:2 YCrCb
INPUT FORMAT
ZERO MUST
BE WRITTEN
TO THESE BITS
MR17
–
MR15
Figure 15. Mode Register 1
MR01
MR07
MR04
MR05
MR06
MR03
MR00
ZERO MUST
BE WRITTEN
TO THIS BIT
MR04
MR06
0
1
ACTIVE HIGH
ACTIVE LOW
DV POLARITY
MR05
0
1
1080I
720P
INPUT STANDARD
MR03
0
0
1
1
MR02
0
1
0
1
HSYNC
\
VSYNC
/DV
EAV/SAV
TSYNC/
SYNC
/DV
RESERVED
INPUT CONTROL SIGNALS
MR01
0
0
1
1
MR00
0
1
0
1
EIA-770.3
RESERVED
FULL I/P RANGE
RESERVED
OUTPUT STANDARD SELECTION
ZERO MUST
BE WRITTEN
TO THIS BIT
MR07
MR02
Figure 14. Mode Register 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7304A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7304AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7305A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7305AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7314 | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7197KSZ | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT HDTV ENCODER, 3 11-BIT DACS - Bulk |
| ADV7202 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Simultaneous Sampling Video Rate Codec |
| ADV7202KST | 制造商:Rochester Electronics LLC 功能描述:27MHZ DTV PICTURE IN PICTURE CODEC I.C. - Bulk 制造商:Analog Devices 功能描述: |
| ADV7202KSTZ | 功能描述:IC CODEC VIDEO 10BIT 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADV7280ABCPZ-M | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C，串行 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。