參數(shù)資料
型號: ADV7180BSTZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 63/116頁
文件大?。?/td> 0K
描述: IC VIDEO DECODER SDTV 64-LQFP
產(chǎn)品變化通告: ADV7180 Metal Mask Edit 22/Oct/2009
設計資源: Low Cost Differential Video Receiver Using ADA4851 Amplifier and ADV7180 Video Decoder (CN0060)
Low Cost Video Multiplexer for Video Switching Using ADA4853-2 Op Amp with Disable Function (CN0076)
標準包裝: 1
類型: 視頻解碼器
應用: 數(shù)碼相機,手機,便攜式視頻
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應商設備封裝: 64-LQFP(10x10)
包裝: 標準包裝
其它名稱: ADV7180BSTZ-REELDKR
ADV7180
Data Sheet
Rev. I | Page 50 of 116
ADVANCE BEGIN OF
VSYNC BY NVBEG[4:0]
DELAY BEGIN OF
VSYNC BY NVBEG[4:0]
VSYNC BEGIN
NVBEGSIGN
ODD FIELD?
0
1
NO
YES
NVBEGDELO
VSBHO
ADDITIONAL
DELAY BY
1LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NVBEGDELE
VSBHE
ADDITIONAL
DELAY BY
1LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NOT VALID FOR USER
PROGRAMMING
05
70
0-
0
31
Figure 40. NTSC VSYNC Begin
NVBEGDELO, NTSC VSYNC Begin Delay on Odd Field,
Address 0xE5[7]
When NVBEGDELO is 0 (default), there is no delay.
Setting NVBEGDELO to 1 delays VSYNC going high on an odd
field by a line relative to NVBEG.
NVBEGDELE, NTSC VSYNC Begin Delay on Even Field,
Address 0xE5[6]
When NVBEGDELE is 0 (default), there is no delay.
Setting NVBEGDELE to 1 delays VSYNC going high on an
even field by a line relative to NVBEG.
NVBEGSIGN, NTSC VSYNC Begin Sign, Address 0xE5[5]
Setting NVBEGSIGN to 0 delays the start of VSYNC. Set for
user manual programming.
Setting NVBEGSIGN to 1 (default) advances the start of
VSYNC (not recommended for user programming).
NVBEG[4:0], NTSC VSYNC Begin, Address 0xE5[4:0]
The default value of NVBEG is 00101, indicating the NTSC
VSYNC begin position.
For all NTSC/PAL VSYNC timing controls, both the V bit in
the AV code and the VSYNC signal on the VS pin are modified.
ADVANCE END OF
VSYNC BY NVEND[4:0]
DELAY END OF VSYNC
BY NVEND[4:0]
VSYNC END
NVENDSIGN
ODD FIELD?
0
1
NO
YES
NVENDDELO
VSEHO
ADDITIONAL
DELAY BY
1LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NVENDDELE
VSEHE
ADDITIONAL
DELAY BY
1LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NOT VALID FOR USER
PROGRAMMING
05
70
0-
0
32
Figure 41. NTSC VSYNC End
NVENDDELO, NTSC VSYNC End Delay on Odd Field,
Address 0xE6[7]
When NVENDDELO is 0 (default), there is no delay.
Setting NVENDDELO to 1 delays VSYNC from going low on
an odd field by a line relative to NVEND.
NVENDDELE, NTSC VSYNC End Delay on Even Field,
Address 0xE6[6]
When NVENDDELE is set to 0 (default), there is no delay.
Setting NVENDDELE to 1 delays VSYNC from going low on an
even field by a line relative to NVEND.
NVENDSIGN, NTSC VSYNC End Sign, Address 0xE6[5]
Setting NVENDSIGN to 0 (default) delays the end of VSYNC.
Set for user manual programming.
Setting NVENDSIGN to 1 advances the end of VSYNC (not
recommended for user programming).
相關PDF資料
PDF描述
MAX3485ECSA+ IC TXRX RS485/422 10MBPS 8SOIC
VI-BWP-MX-F3 CONVERTER MOD DC/DC 13.8V 75W
VI-BWP-MX-F2 CONVERTER MOD DC/DC 13.8V 75W
VI-BWP-MW CONVERTER MOD DC/DC 13.8V 100W
VE-2W2-IW-F2 CONVERTER MOD DC/DC 15V 100W
相關代理商/技術參數(shù)
參數(shù)描述
ADV7180KCP32Z 功能描述:IC VIDEO DECODER 10BIT 32LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話,手機,視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180KCP32Z-RL 功能描述:IC VIDEO DECODER 10BIT 32LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話,手機,視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180KST48Z 功能描述:IC VID DECOD SDTV 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話,手機,視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180KST48Z-RL 功能描述:視頻 IC 48-Lead Low Profile Quad Flat Package RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBCP32Z 制造商:Analog Devices 功能描述:IC, 10-BIT 4X OVERSAMPLING SDTV DECODER 制造商:Analog Devices 功能描述:SDTV VIDEO DECODER 32-PIN LFCSP EP TRAY - Trays