參數(shù)資料
型號(hào)： ADV601LCJSTZRL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 9/44頁(yè)
文件大小： 0K
描述： IC CODEC VIDEO DSP/SRL 120LQFP
標(biāo)準(zhǔn)包裝： 1,000
類型： 視頻編解碼器
數(shù)據(jù)接口： DSP，串行
分辨率（位）： 8 b
三角積分調(diào)變： 無(wú)
電壓 - 電源，模擬： 4.5 V ~ 5.5 V
電壓 - 電源，數(shù)字： 4.5 V ~ 5.5 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 120-LQFP
供應(yīng)商設(shè)備封裝： 120-LQFP（14x14）
包裝： 帶卷 (TR)
ADV601LC
–17–
REV. 0
DRAM Interface Pins
Name
Pins
I/O
Description
DDAT[15:0]
16
I/O
DRAM Data Bus. The ADV601LC uses these pins for 16-bit data read/write
operations to the external 256K
× 16-bit DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601LC.) These pins are compatible with 30 pF loads.
DADR[8:0]
9
O
DRAM Address Bus. The ADV601LC uses these pins to form the multiplexed
row/column address lines to the external DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601LC.) These pins are compatible with 30 pF loads.
RAS
1
O
DRAM Row Address Strobe. This pin is compatible with 30 pF loads.
CAS
1
O
DRAM Column Address Strobe. This pin is compatible with 30 pF loads.
WE
1
O
DRAM Write Enable. This pin is compatible with 30 pF loads.
Note that the ADV601LC does not have a DRAM OE pin. Tie the DRAM’s
OE pin to ground.
Host Interface Pins
Name
Pins
I/O
Description
DATA[31:0]
32
I/O
Host Data Bus. These pins make up a 32-bit wide host data bus. The host
controls this asynchronous bus with the WR, RD, BE, and CS pins to commu-
nicate with the ADV601LC. These pins are compatible with 30 pF loads.
ADR[1:0]
2
I
Host DWord Address Bus. These two address pins let you address the
ADV601LC’s four directly addressable host interface registers. For an illustra-
tion of how this addressing works, see the Control and Write Register Map
figure and Status and Read Register Map figure. The ADR bits permit register
addressing as follows:
ADR1
ADR0
DWord
Address Byte Address
0
0x00
0
1
0x04
1
0
2
0x08
1
3
0x0C
BE0–BE3
2
I
Host Word Enable pins. These two input pins select the words that the
ADV601LC’s direct and indirect registers access through the Host Interface;
BE0–BE1 access the least significant word, and BE2–BE3 access the most
significant word. For a 32-bit interface only, tie these pins to ground, making
all words available.
Some important notes for 16-bit interfaces are as follows:
When using these byte enable pins, the byte order is always the lowest byte
to the higher bytes.
The ADV601LC advances to the next 32-bit compressed data FIFO location
after the BE2–BE3 pin is asserted then de-asserted (when accessing the Com-
pressed Data register); so the FIFO location only advances when and if the
host reads or writes the MSW of a FIFO location.
The ADV601LC advances to the next 16-bit indirect register after the BE0–BE1
pin is asserted then de-asserted; so the register selection only advances when
and if the host reads or writes the MSW of a 16-bit indirect register.
CS
1
I
Host Chip Select. This pin operates as follows:
LO Qualifies Host Interface control signals
HI Three-states DATA[31:0] pins
WR
1
I
Host Write. Host register writes occur on the rising edge of this signal.
RD
1
I
Host Read. Host register reads occur on the low true level of this signal.
相關(guān)PDF資料
PDF描述
ADV202BBCZRL-115 IC CODEC VIDEO 115MHZ 121CSPBGA
VI-JNH-IX-S CONVERTER MOD DC/DC 52V 75W
VI-JN4-IX-S CONVERTER MOD DC/DC 48V 75W
AD1928YSTZ-RL IC CODEC 2ADC 8DAC W/PLL 48LQFP
VI-JN2-IX-S CONVERTER MOD DC/DC 15V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV601LC-VIDEOPIPE 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS))
ADV601XS 制造商:Analog Devices 功能描述:
ADV611 制造商:AD 制造商全稱:Analog Devices 功能描述:CLOSED CIRCUIT TV DIGITAL VIDEO CODEC
ADV611JST 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:CLOSED CIRCUIT TV VIDEO CODEC - TQFP PKG - Tape and Reel
ADV611JSTZ 功能描述:IC CCTV DGTL VIDEO CODEC 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*