- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10937 > ADV601LCJSTZRL (Analog Devices Inc)IC CODEC VIDEO DSP/SRL 120LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV601LCJSTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC VIDEO DSP/SRL 120LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 視頻編解碼器 |
| 數(shù)據(jù)接口： | DSP，串行 |
| 分辨率（位）： | 8 b |
| 三角積分調(diào)變： | 無 |
| 電壓 - 電源，模擬： | 4.5 V ~ 5.5 V |
| 電壓 - 電源，數(shù)字： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP |
| 供應(yīng)商設(shè)備封裝： | 120-LQFP（14x14） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADV601LC
–18–
REV. 0
Host Interface Pins
(Continued)
Name
Pins
I/O
Description
ACK
1
O
Host Acknowledge. The ADV601LC acknowledges completion of a Host Interface
access by asserting this pin. Most Host Interface accesses (other than the com-
pressed data register access) result in ACK being held high for at least one wait
cycle, but some exceptions to that rule are as follows:
A full FIFO during decode operations causes the ADV601LC to de-assert
(drive HI) the ACK pin, holding off further writes of compressed data until
the FIFO has one available location.
An empty FIFO during encode operations causes the ADV601LC to de-assert
(drive HI) the ACK pin, holding off further reads until one location is filled.
FIFO_SRQ
1
O
FIFO Service Request. This pin is an active high signal indicating that the FIFO
needs to be serviced by the host. (see FIFO Control register). The state of this pin
also appears in the Interrupt Mask/Status register. Use the interrupt mask to assert a
Host interrupt (HIRQ pin) based on the state of the FIFO_SRQ pin. This pin oper-
ates as follows:
LO No FIFO Service Request condition (FIFOSRQ bit LO)
HI FIFO needs service is nearly full (encode) or nearly empty (decode)
During encode, FIFO_SRQ is LO when the SWR bit is cleared (0) and goes HI
when the FIFO is nearly full (see FIFO Control register).
During decode, FIFO_SRQ is HI when the SWR bit is cleared (0), because FIFO
is empty, and goes LO when the FIFO is filled beyond the nearly empty condition
(see FIFO Control register).
STATS_R
1
O
Statistics Ready. This pin indicates the Wavelet Statistics (contents of Sum of
Squares, Sum of Value, MIN Value, MAX Value registers) have been updated and
are ready for the Bin Width calculator to read them from the host interface. The
frequency of this interrupt will be equal to the field rate. The state of this pin also
appears in the Interrupt Mask/Status register. Use the interrupt mask to assert a
Host interrupt (HIRQ pin) based on the state of the STATS_R pin. This pin oper-
ates as follows:
LO No Statistics Ready condition (STATSR bit LO)
HI Statistics Ready for BW calculator (STATSR bit HI)
LCODE
1
O
Last Compressed Data (for field). This bit indicates the last compressed data word
for field will be retrieved from the FIFO on the next read from the host bus. The
frequency of this interrupt is similar to the field rate, but varies depending on
compression and host response. The state of this pin also appears in the Interrupt
Mask/Status register. Use the interrupt mask to assert a Host interrupt (HIRQ pin)
based on the state of the LCODE pin. This pin operates as follows:
LO No Last Code condition (LCODE bit LO)
HI Last data word for field has been read from FIFO (LCODE bit HI)
HIRQ
1
O
Host Interrupt Request. This pin indicates an interrupt request to the Host. The
Interrupt Mask/Status register can select conditions for this interrupt based on any
or all of the following: FIFOSTP, FIFOSRQ, FIFOERR, LCODE, STATR or
CCIR-656 unrecoverable error. Note that the polarity of the HIRQ pin can be
modified using the Mode Control register.
RESET
1
I
ADV601LC Chip Reset. Asserting this pin returns all registers to reset state. Note
that the ADV601LC must be reset at least once after power-up with this active low
signal input. For more information on reset, see the SWR bit description.
Power Supply Pins
Name
Pins
I/O
Description
GND
16
I
Ground
VDD
13
I
+5 V dc Digital Power
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV202BBCZRL-115 | IC CODEC VIDEO 115MHZ 121CSPBGA |
| VI-JNH-IX-S | CONVERTER MOD DC/DC 52V 75W |
| VI-JN4-IX-S | CONVERTER MOD DC/DC 48V 75W |
| AD1928YSTZ-RL | IC CODEC 2ADC 8DAC W/PLL 48LQFP |
| VI-JN2-IX-S | CONVERTER MOD DC/DC 15V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV601LC-VIDEOPIPE | 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS)) |
| ADV601XS | 制造商:Analog Devices 功能描述: |
| ADV611 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CLOSED CIRCUIT TV DIGITAL VIDEO CODEC |
| ADV611JST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:CLOSED CIRCUIT TV VIDEO CODEC - TQFP PKG - Tape and Reel |
| ADV611JSTZ | 功能描述:IC CCTV DGTL VIDEO CODEC 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。