參數(shù)資料
型號(hào)： ADUC836BSZ
廠商： Analog Devices Inc
文件頁數(shù)： 44/80頁
文件大?。?/td> 0K
描述： IC ADC DUAL 16BIT W/MCU 52-MQFP
產(chǎn)品培訓(xùn)模塊： Process Control
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC8xx
核心處理器： 8052
芯體尺寸： 8-位
速度： 12.58MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： POR，PSM，PWM，溫度傳感器，WDT
輸入/輸出數(shù)： 34
程序存儲(chǔ)器容量： 62KB（62K x 8）
程序存儲(chǔ)器類型： 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量： 2.25K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 7x16b; D/A 1x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 52-QFP
包裝： 托盤
產(chǎn)品目錄頁面： 738 (CN2011-ZH PDF)
ADuC836
–48–
ADuC836
–49–
Port 1
Port 1 is also an 8-bit port directly controlled via the P1 SFR.
The Port 1 pins are divided into two distinct pin groupings: P1.0
to P1.1 and P1.2 to P1.7.
P1.0 and P1.1
P1.0 and P1.1 are bidirectional digital I/O pins with internal
pull-ups.
If P1.0 and P1.1 have 1s written to them via the P1 SFR, they are
pulled high by the internal pull-up resistors. In this state, they can
also be used as inputs. As input pins being externally pulled low,
they will source current because of the internal pull-ups.With 0s
written to them, both of these pins will drive a logic low output
voltage (VOL) and will be capable of sinking 10 mA compared to
the standard 1.6 mA sink capability on the other port pins.
These pins also have various secondary functions described in
Table XXIV.The Timer 2 alternate functions of P1.0 and P1.1
can only be activated if the corresponding bit latch in the P1 SFR
contains a 1. Otherwise, the port pin is stuck at 0. In the case of
the PWM outputs at P1.0 and P1.1, the PWM outputs will over-
write anything written to P1.0 or P1.1.
Table XXIV. P1.0 and P1.1 Alternate Pin Functions
Pin
Alternate Function
P1.0
T2 (Timer/Counter 2 External Input)
PWM0 (PWM0 output at this pin)
P1.1
T2EX (Timer/Counter 2 Capture/Reload Trigger)
PWM1 (PWM1 output at this pin)
Figure 37 shows a typical bit latch and I/O buffer for a P1.0 or
P1.1 port pin. No external memory access is required from either
of these pins, although internal pull-ups are present.
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
P1.x
PIN
ALTERNATE
OUTPUT FUNCTION
DVDD
INTERNAL
PULL-UP*
*SEE FIGURE 38
FOR DETAILS OF
INTERNAL PULL-UP
ALTERNATE
INPUT
FUNCTION
Figure 37. P1.0 and P1.1 Bit Latch and I/O Buffer
The internal pull-up consists of active circuitry, as shown in
Figure 38.Whenever a P1.0 or P1.1 bit latch transitions from low
to high, Q1 in Figure 38 turns on for two oscillator periods to
quickly pull the pin to a logic high state. Once there, the weaker
Q3 turns on, thereby latching the pin to a logic high. If the pin
is momentarily pulled low externally, Q3 will turn off, but the
very weak Q2 will continue to source some current into the pin,
attempting to restore it to a logic high.
Q
FROM
PORT
LATCH
2 CLK
DELAY
Q1
DVDD
Q2
DVDD
Q3
DVDD
Px.x
PIN
Q4
Figure 38. Internal Pull-Up Configuration
8052 COMPATIBLE ON-CHIP PERIPHERALS
This section gives a brief overview of the various secondary
peripheral circuits, which are also available to the user on-chip.
These remaining functions are mostly 8052 compatible (with
a few additional features) and are controlled via standard 8052
SFR bit definitions.
Parallel I/O
The ADuC836 uses four input/output ports to exchange data
with external devices. In addition to performing general-purpose
I/O, some ports are capable of external memory operations while
others are multiplexed with alternate functions for the peripheral
features on the device. In general, when a peripheral is enabled,
that pin may not be used as a general-purpose I/O pin.
Port 0
Port 0 is an 8-bit open-drain bidirectional I/O port that is directly
controlled via the Port 0 SFR. Port 0 is also the multiplexed low
order address and data bus during accesses to external program
or data memory.
Figure 36 shows a typical bit latch and I/O buffer for a Port 0
port pin.The bit latch (one bit in the port’s SFR) is represented
as a Type D flip-flop, which will clock in a value from the internal
bus in response to a “write to latch” signal from the CPU.The Q
output of the flip-flop is placed on the internal bus in response to
a “read latch” signal from the CPU.The level of the port pin itself
is placed on the internal bus in response to a “read pin” signal
from the CPU. Some instructions that read a port activate the
“read latch” signal, and others activate the “read pin” signal. See
the Read-Modify-Write Instructions section for more details.
CONTROL
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
DVDD
ADDR/DATA
P0.x
PIN
Figure 36. Port 0 Bit Latch and I/O Buffer
As shown in Figure 36, the output drivers of Port 0 pins are
switchable to an internal ADDR and ADDR/DATA bus by an
internal CONTROL signal for use in external memory accesses.
During external memory accesses, the P0 SFR is written with
1s (i.e., all of its bit latches become 1s).When accessing external
memory, the CONTROL signal in Figure 36 goes high, enabling
push-pull operation of the output pin from the internal address
or data bus (ADDR/DATA line).Therefore, no external pull-ups
are required on Port 0 for it to access external memory.
In general-purpose I/O port mode, Port 0 pins that have 1s writ-
ten to them via the Port 0 SFR will be configured as open-drain
and therefore will float. In this state, Port 0 pins can be used as
high impedance inputs.This is represented in Figure 36 by the
NAND gate whose output remains high as long as the CONTROL
signal is low, thereby disabling the top FET. External pull-up
resistors are therefore required when Port 0 pins are used as
general-purpose outputs. Port 0 pins with 0s written to them will
drive a logic low output voltage (VOL) and will be capable of sink-
ing 1.6 mA.
REV. A
相關(guān)PDF資料
PDF描述
ADUC841BSZ62-5 IC ADC/DAC 12BIT W/MCU 52-MQFP
VJ1825Y103JBGAT4X CAP CER 10000PF 1KV 5% X7R 1825
SCRU-01 CONN RCPT IP68 USB A PNL MNT
VJ1825Y153JBGAT4X CAP CER 0.015UF 1KV 5% X7R 1825
VJ1825Y223JBGAT4X CAP CER 0.022UF 1KV 5% X7R 1825
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC841 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
ADUC841BCP32-5 制造商:Analog Devices 功能描述:MICROCONVERTER 1-CYCLE VERSION ADUC829 - Trays
ADUC841BCP62-3 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 20MHZ 3.3V 56LFCSP - Bulk
ADUC841BCP62-5 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 5V 56-Pin LFCSP EP
ADUC841BCP8-3 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 20MHZ 3.3V 56LFCSP - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*