- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375268 > ADUC832 (Analog Devices, Inc.) MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC832 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| 中文描述： | MicroConverter的，12位ADC和62 kBytes為嵌入式閃存MCU數(shù)模轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 49/80頁(yè) |
| 文件大?。?/td> | 1311K |
| 代理商： | ADUC832 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
REV. 0
ADuC832
–49–
In general-purpose I/O port mode, Port 2 pins that have 1s written
to them are pulled high by the internal pull-ups (Figure 39)
and, in that state, can be used as inputs. As inputs, Port 2 pins
being pulled externally low will source current because of the
internal pull-up resistors. Port 2 pins with 0s written to them will
drive a logic low output voltage (V
OL
) and will be capable of
sinking 1.6 mA.
P2.6 and P2.7 can also be used as PWM outputs. In the case
that they are selected as the PWM outputs via the CFG832 SFR,
the PWM outputs will overwrite anything written to P2.6 or P2.7.
CONTROL
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
LATCH
Q
Q
DV
DD
ADDR
P2.x
PIN
DV
DD
INTERNAL
PULL-UP
*
*
SEE FIGURE 39 FOR
DETAILS OF INTERNAL PULL-UP
Figure 38. Port 2 Bit Latch and I/O Buffer
Q
FROM
PORT
LATCH
2 CLK
DELAY
Q1
DV
DD
Q2
DV
DD
Q3
DV
DD
Px.x
PIN
Q4
Figure 39. Internal Pull-Up Configuration
Port 3
Port 3 is a bidirectional port with internal pull-ups directly
controlled via the P3 SFR. Port 3 pins that have 1s written to
them are pulled high by the internal pull-ups and, in that state,
can be used as inputs. As inputs, Port 3 pins being pulled exter-
nally low will source current because of the internal pull-ups.
Port 3 pins with 0s written to them will drive a logic low output
voltage (V
OL
) and will be capable of sinking 4 mA.
Port 3 pins also have various secondary functions described in
Table XIX. The alternate functions of Port 3 pins can only be
activated if the corresponding bit latch in the P3 SFR contains a 1.
Otherwise, the port pin is stuck at 0.
Table XIX. Port 3, Alternate Pin Functions
Pin
Alternate Function
P3.0
P3.1
RxD (UART Input Pin)(or Serial Data I/O in Mode 0)
TxD (UART Output Pin)
(or Serial Clock Output in Mode 0)
INT0
(External Interrupt 0)
INT1
(External Interrupt 1)/PWM 1/MISO
T0 (Timer/Counter 0 External Input)
PWM External Clock/PWM 0
T1 (Timer/Counter 1 External Input)
WR
(External Data Memory Write Strobe)
RD
(External Data Memory Read Strobe)
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
P3.3 and P3.4 can also be used as PWM outputs. In the case
that they are selected as the PWM outputs via the CFG832 SFR,
the PWM outputs will overwrite anything written to P3.4 or P3.3.
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
LATCH
Q
Q
DV
DD
P3.x
PIN
INTERNAL
PULL-UP
*
*
SEE FIGURE 39
FOR DETAILS OF
INTERNAL PULL-UP
ALTERNATE
OUTPUT
FUNCTION
ALTERNATE
INPUT
FUNCTION
Figure 40. Port 3 Bit Latch and I/O Buffer
Additional Digital I/O
In addition to the port pins, the dedicated SPI/I
2
C pins (SCLOCK
and SDATA/MOSI) also feature both input and output functions.
Their equivalent I/O architectures are illustrated in Figure 41
and Figure 43, respectively, for SPI operation and in Figure 42
and Figure 44 for I
2
C operation.
Notice that in I
2
C mode (SPE = 0), the strong pull-up FET
(Q1) is disabled, leaving only a weak pull-up (Q2) present.
By contrast, in SPI mode (SPE = 1) the strong pull-up FET
(Q1) is controlled directly by SPI hardware, giving the pin
push-pull capability.
In I
2
C mode (SPE = 0), two pull-down FETs (Q3 and Q4) operate
in parallel in order to provide an extra 60% or 70% of current
sinking capability. In SPI mode, however, (SPE = 1) only one of
the pull-down FETs (Q3) operates on each pin resulting in sink
capabilities identical to that of Port 0 and Port 2 pins.
On the input path of SCLOCK, notice that a Schmitt trigger
conditions the signal going to the SPI hardware to prevent false
triggers (double triggers) on slow incoming edges. For incoming
signals from the SCLOCK and SDATA pins going to I
2
C hard-
ware, a filter conditions the signals in order to reject glitches of
up to 50 ns in duration.
Notice also that direct access to the SCLOCK and SDATA/MOSI
pins is afforded through the SFR interface in I
2
C master mode.
Therefore, if you are not using the SPI or I
2
C functions, you can
use these two pins to give additional high current digital outputs.
HARDWARE SPI
(MASTER/SLAVE)
Q3
SCHMITT
TRIGGER
Q1
Q2 (OFF)
DV
DD
SCLOCK
PIN
Q4 (OFF)
SPE = 1 (SPI ENABLE)
Figure 41. SCLOCK Pin I/O Functional Equivalent
in SPI Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC832BCP | MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| ADUC832BS | MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| ADUC834 | MicroConverter, Dual 16-/24- Bit ADCs with Embedded 62KB FLASH MCU |
| ADUC834BS | MicroConverter, Dual 16-/24- Bit ADCs with Embedded 62KB FLASH MCU |
| ADUM1310BRWZ | Triple-Channel Digital Isolator with Programmable Default Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC832BCP | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.78MHZ 3.3/5V 56LFCSP - Bulk |
| ADUC832BCP-REEL | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V/5V 56-Pin LFCSP EP T/R |
| ADUC832BCPZ | 功能描述:IC MCU 62K FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC832BCPZ-REEL | 功能描述:IC MCU 62K FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC832BS | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.78MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +12BIT ADC LQFP52 832 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。