- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223311 > ADSP-TS203SABPZ050 (ANALOG DEVICES INC) 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind PDF資料下載
參數(shù)資料
| 型號： | ADSP-TS203SABPZ050 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind |
| 中文描述： | 32-BIT, 125 MHz, OTHER DSP, PBGA576 |
| 封裝： | 25 X 25 MM, MS-034, BGA-576 |
| 文件頁數(shù)： | 47/48頁 |
| 文件大小： | 2017K |
| 代理商： | ADSP-TS203SABPZ050 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁
Rev. C
|
Page 8 of 48
|
December 2006
ADSP-TS203S
transfer data from an external I/O device to external
SDRAM memory. During a transaction, the DSP relin-
quishes the external data bus; outputs addresses and
memory selects (MSSD3–0); outputs the IORD, IOWR,
IOEN, and RD/WR strobes; and responds to ACK.
DMA chaining. DMA chaining operations enable applica-
tions to automatically link one DMA transfer sequence to
another for continuous transmission. The sequences can
occur over different DMA channels and have different
transmission attributes.
Two-dimensional transfers. The DMA controller can
access and transfer two-dimensional memory arrays on any
DMA transmit or receive channel. These transfers are
implemented with index, count, and modify registers for
both the X and Y dimensions.
Figure 4. ADSP-TS203S Shared Memory Multiprocessing System
CLKS/REFS
ADDR31–0
DATA31–0
BR1
BR7–2,0
ADDR31–0
DATA31–0
BR0
BR7–1
BMS
CONTROL
ADSP-TS203S #0
CONTROL
ADSP-TS203S #1
ADSP-TS203S #7
ADSP-TS203S #6
ADSP-TS203S #5
ADSP-TS203S #4
ADSP-TS203S #3
ADSP-TS203S #2
RESET
RST_IN
ID2–0
CLKS/REFS
SCLK_VREF
VREF
SCLK
SCLKRAT2–0
000
CLOCK
REFERENCE
ADDR
DATA
HOST
PROCESSOR
INTERFACE
(OPTIONAL)
ACK
GLOBAL
MEMORY
AND
PERIPHERALS
(OPTIONAL)
OE
ADDR
DATA
CS
ADDR
DATA
BOOT
EPROM
(OPTIONAL)
RD
MS1–0
ACK
ID2–0
001
HBG
HBR
BOFF
BRST
CS
WE
WRL
C
O
N
T
R
O
L
A
D
R
E
S
D
A
T
A
C
O
N
T
R
O
L
A
D
R
E
S
D
A
T
A
SDRAM
MEMORY
(OPTIONAL)
MSSD3–0
IORD
IOEN
RAS
CAS
LDQM
SDWE
SDCKE
SDA10
CS
RAS
CAS
DQM
WE
CKE
A10
ADDR
DATA
CLK
MSH
DMAR3–0
DPA
CPA
LINK
DEVICES
(2 MAX)
(OPTIONAL)
LxCLKINP/N
LxACKO
LxDATI3–0P/N
LxBCMPI
LxBCMPO
LxDATO3–0P/N
LxCLKOUTP/N
LxACKI
TMR0E
BM
CONTROLIMP1–0
LINK
IRQ3–0
FLAG3–0
LINK
RST_IN
BUSLOCK
CLOCK
DS2–0
IOWR
JTAG
POR_IN
RST_OUT
REFERENCE
LINK
DEVICES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSQ-1410-EX-C | 4-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, DMA66 |
| ADT-2734-MM-35M-02 | MALE-MALE, RF STRAIGHT ADAPTER, PLUG |
| ADT-2744-MM-HNO-02 | MALE-MALE, RF STRAIGHT ADAPTER, PLUG |
| ADT-2779-TF-SMF-00 | PANEL MOUNT, FEMALE, RF STRAIGHT ADAPTER |
| ADT-2802-7M-HNF-02 | MALE-FEMALE, RF STRAIGHT ADAPTER, JACK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-TS203SBBPZ050 | 制造商:Analog Devices 功能描述:DSP - Bulk |
| ADSQ-1410 | 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter |
| ADSQ-1410-C | 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter |
| ADSQ-1410-EX-C | 制造商:MURATA-PS 制造商全稱:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter |
| ADSQ-1410S | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 0 to 70C 66-pin DIP Quad 14-Bit, 10MPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。