參數(shù)資料
型號(hào): ADSP-21366SBBCZENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: LEAD FREE, MO-205AE, MBGA-136
文件頁數(shù): 42/54頁
文件大小: 559K
代理商: ADSP-21366SBBCZENG
Rev. PrA
|
Page 42 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
JTAG Test Access Port and Emulation
Table 38. JTAG Test Access Port and Emulation
Parameter
Timing Requirements
t
TCK
t
STAP
t
HTAP
t
SSYS
1
t
HSYS
1
t
TRSTW
Min
Max
Unit
TCK Period
TDI, TMS Setup Before TCK High
TDI, TMS Hold After TCK High
System Inputs Setup Before TCK Low
System Inputs Hold After TCK Low
TRST Pulse Width
t
CK
5
6
7
18
4t
CK
ns
ns
ns
ns
ns
ns
Switching Characteristics
t
DTDO
t
DSYS
2
1
System Inputs = AD15–0, SPIDS, CLKCFG1–0, RESET, BOOTCFG1–0, MISO, MOSI, SPICLK, DAI_Px, FLAG3–0.
2
System Outputs = MISO, MOSI, SPICLK, DAI_Px, AD15–0, RD, WR, FLAG3–0, CLKOUT, EMU, ALE.
TDO Delay from TCK Low
System Outputs Delay After TCK Low
7
10
ns
ns
Figure 35. IEEE 1149.1 JTAG Test Access Port
TCK
TMS
TDI
TDO
SYSTEM
INPUTS
SYSTEM
OUTPUTS
t
STAP
t
TCK
t
HTAP
t
DTDO
t
SSYS
t
HSYS
t
DSYS
相關(guān)PDF資料
PDF描述
ADSP-21366SBSQZENG SHARC Processor
ADSP-21366SCSQZENG SHARC Processor
ADSP-21366SKSQ-ENG SHARC Processor
ADSP-21366SBBC-ENG SHARC Processor
ADSP-2164BP-40 SWITCH PB SPDT VERT .4VA SEALED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21366SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor