參數(shù)資料
型號: ADSP-21366SBBCZENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: LEAD FREE, MO-205AE, MBGA-136
文件頁數(shù): 32/54頁
文件大?。?/td> 559K
代理商: ADSP-21366SBBCZENG
Rev. PrA
|
Page 32 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
Input Data Port
The timing requirements for the IDP are given in
Table 28
.IDP
Signals (SCLK, FS, SDATA) are routed to the DAI_P20–1 pins
using the SRU. Therefore, the timing specifications provided
below are valid at the DAI_P20–1 pins.
Table 28. IDP
Parameter
Timing Requirements
t
SIFS
1
t
SIHFS
1
t
SISD
1
t
SIHD
1
t
IDPCLKW
t
IDPCLK
1
DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.
Min
Max
Unit
FS Setup Before SCLK Rising Edge
FS Hold After SCLK Rising Edge
SData Setup Before SCLK Rising Edge
SData Hold After SCLK Rising Edge
Clock Width
Clock Period
2.5
2.5
2.5
2.5
9
24
ns
ns
ns
ns
ns
ns
Figure 23. IDP Master Timing
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
SAMPLE EDGE
t
SISD
t
SIHD
t
SISFS
t
SIHFS
t
SISCLKW
DAI_P20-1
(SDATA)
相關PDF資料
PDF描述
ADSP-21366SBSQZENG SHARC Processor
ADSP-21366SCSQZENG SHARC Processor
ADSP-21366SKSQ-ENG SHARC Processor
ADSP-21366SBBC-ENG SHARC Processor
ADSP-2164BP-40 SWITCH PB SPDT VERT .4VA SEALED
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21366SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor