- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165354 > ADS1194CZXGT (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | ADS1194CZXGT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PBGA64 |
| 封裝： | 8 X 8 MM, GREEN, PLASTIC, NFBGA-64 |
| 文件頁數(shù)： | 32/76頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | ADS1194CZXGT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
Hi-Z
START
DRDY
CS
SCLK
DIN
DOUT
RDATAOpcode
Status Register+8-ChannelData(152 Bits)
RDATAOpcode
SBAS471B
– APRIL 2010 – REVISED APRIL 2011
RDATA: Read Data
Issue this command after DRDY goes low to read the conversion result (in Stop Read Data Continuous mode).
There is no restriction on the SCLK rate for this command, and there is no wait time needed for the subsequent
commands or data retrieval SCLKs. To retrieve data from the device after RDATA command is issued, make
sure either the START pin is high or the START command is issued. When reading data with the RDATA
command, the read operation can overlap the occurrence of the next DRDY without data corruption. Figure 39
shows the recommended ways to use the RDATA command. RDATA is best suited for ECG and EEG type
systems, where register setting must be read or changed often between conversion cycles.
Figure 39. RDATA Usage
Sending Multi-Byte Commands
The ADS1194/6/8 serial interface decodes commands in bytes and requires four CLK cycles to decode and
execute. Therefore, when sending multi-byte commands, a period of four CLKs must separate the end of one
byte (or opcode) and the next.
Assume CLK is 2.048MHz, then tSDECODE (4 tCLK) is 1.96s. When SCLK is 16MHz, one byte can be transferred
in 500ns. This byte transfer time does not meet the tSDECODE specification; therefore, a delay must be inserted so
the end of the second byte arrives 1.46
s later. If SCLK is 4MHz, one byte is transferred in 2s. Because this
transfer time exceeds the tSDECODE specification, the processor can send subsequent bytes without delay. In this
later scenario, the serial port can be programmed to cease single-byte transfer per cycle to multiple bytes.
38
Copyright
2010–2011, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS1251 | "ResolutionPlus 24-Bit |
| ADS5102IPFBR | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| ADS5103 | "10 Bit |
| ADS5103CPFB | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| ADS5103CPFBR | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1194IPAG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power 8-Channel 16-Bit Analog Front-End for Biopotential Measurements |
| ADS1194IPAGR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power 8-Channel 16-Bit Analog Front-End for Biopotential Measurements |
| ADS1196 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power, 8-Channel, 24-Bit Analog Front-End for Biopotential Measurements |
| ADS1196CPAG | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Pwr6Ch16B Ana Front-End for ECG RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1196CPAG | 制造商:Texas Instruments 功能描述:; Resolution (Bits):16bit; Sampling Rate 制造商:Texas Instruments 功能描述:IC, ADC, 6CH, 16BIT, 8KSPS, TQFP-64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。