參數(shù)資料
型號: ADMCF341-EVALKIT
廠商: Analog Devices, Inc.
英文描述: DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
中文描述: DashDSP⑩28引腳閃存混合信號增強的DSP與模擬前端
文件頁數(shù): 34/36頁
文件大?。?/td> 1106K
代理商: ADMCF341-EVALKIT
REV. 0
–34–
ADMCF341
SPORT1 RECEIVE OR
IRQ0
IFC
INTERRUPT FORCE
INTERRUPT CLEAR
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
TIMER
SOFTWARE 0
SOFTWARE 1
IRQ2
TIMER
SOFTWARE 0
SOFTWARE 1
IRQ2
DSP REGISTER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SPORT1 TRANSMIT OR
IRQ1
SPORT1 RECEIVE OR
IRQ0
SPORT1 TRANSMIT OR
IRQ1
1
1
0
0
0
IRQ0
SENSITIVITY
0 = LEVEL
1 = EDGE
ICNTL
2
IRQ1
SENSITIVITY
IRQ2
SENSITIVITY
INTERRUPT NESTING
0 = DISABLE
1 = ENABLE
DSP REGISTER
4
3
1
0
IMASK (R/W)
PERIPHERAL (OR
IRQ2
)
TIMER
SPORT1 RECEIVE
(OR
)
SPORT1 TRANSMIT
(OR
)
SOFTWARE 0
SOFTWARE 1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
DSP REGISTER
0 =
DISABLE
(MASK)
1 = ENABLE
0 = DISABLE
(MASK)
1 = ENABLE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SPORT0 TRANSMIT
SPORT0 RECEIVE
SPORT0 RECEIVE
SPORT0 TRANSMIT
SPORT0 TRANSMIT
SPORT0 RECEIVE
Figure 30. Configuration of Interrupt Control Registers
Default bit values are shown; if no value is shown, the bit field is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written as shown.
相關(guān)PDF資料
PDF描述
ADN2811 OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML-RL OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD-MCX-RPSMAF 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
AD-MD3FF 制造商:Pan Pacific 功能描述:
AD-MD4FF 制造商:Pan Pacific 功能描述:
AD-MD6F/D5M 制造商:Pan Pacific 功能描述:
AD-MD6FF 制造商:Pan Pacific 功能描述: