參數(shù)資料
型號(hào): ADMCF341-EVALKIT
廠商: Analog Devices, Inc.
英文描述: DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
中文描述: DashDSP⑩28引腳閃存混合信號(hào)增強(qiáng)的DSP與模擬前端
文件頁(yè)數(shù): 28/36頁(yè)
文件大?。?/td> 1106K
代理商: ADMCF341-EVALKIT
REV. 0
–28–
ADMCF341
PWMSYNCWT + 1
f
CLKOUT
T
PWMSYNC, ON
=
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
PWMDT (R/W)
PWMDT
PWMTM (R/W)
PWMTM
f
CLKOUT
2 PWMTM
f
PWM
=
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
PWMSEG (R/W)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
PWMSYNCWT (R/W)
PWMSYNCWT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
PWMSWT (R/W)
DM (0x
2008)
DM (0x200F)
CLKOUT
T
D
= 2 PWMTM
CH OUTPUT DISABLE
CL OUTPUT DISABLE
BH OUTPUT DISABLE
BL OUTPUT DISABLE
AH OUTPUT DISABLE
AL OUTPUT DISABLE
0 = ENABLE
1 = DISABLE
A CHANNEL CROSSOVER
B CHANNEL CROSSOVER
C CHANNEL CROSSOVER
0 = NO CROSSOVER
1 = CROSSOVER
DM (0x2060)
DM (0x2061)
DM (0x2009)
Figure 23. Configuration of PWM Registers
Default bit values are shown; if no value is shown, the bit field is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written as shown.
相關(guān)PDF資料
PDF描述
ADN2811 OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML-RL OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD-MCX-RPSMAF 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
AD-MD3FF 制造商:Pan Pacific 功能描述:
AD-MD4FF 制造商:Pan Pacific 功能描述:
AD-MD6F/D5M 制造商:Pan Pacific 功能描述:
AD-MD6FF 制造商:Pan Pacific 功能描述: