- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374016 > ADMCF341-EVALKIT (Analog Devices, Inc.) DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End PDF資料下載
參數(shù)資料
| 型號： | ADMCF341-EVALKIT |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End |
| 中文描述： | DashDSP⑩28引腳閃存混合信號增強的DSP與模擬前端 |
| 文件頁數(shù)： | 33/36頁 |
| 文件大?。?/td> | 1106K |
| 代理商： | ADMCF341-EVALKIT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁
REV. 0
ADMCF341
–33–
ADC MUX
CONTROL
0 = BOOT MODE
1 = UART MODE
SPORT1 MODE
SELECT
0 = DISABLE
1 = ENABLE
PWMSYNC
INTERRUPT
0 = DISABLE
1 = ENABLE
PWMTRIP
I
NTERRUPT
0
0
0
0
0
0
0
0
0
0
0
SYSSTAT (R)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0 = LOW
1 = HIGH
DM (0x2016)
0 = NORMAL
1 = WATCHDOG RESET
OCCURRED
PWMTRIP
PIN STATUS
WATCHDOG
STATUS
PWM TIMER
STATUS
0 = 1ST HALF OF PWM
CYCLE
1 = 2ND HALF OF PWM
CYCLE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
MODECTRL (R/W)
9
8
DM (0x2015)
0 = SINGLE UPDATE MODE
1 = DOUBLE UPDATE MODE
15
14
13
12
11
10
7
6
5
4
3
2
1
0
ADC MUX CONTROL
00 VAUX0
01 VAUX1
10 VAUX2
11 VREF
0
0
0
0
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
IRQFLAG (R)
PWMTRIP
INTERRUPT
PWMSYNC INTERRUPT
DM (0x2017)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
WDTIMER (W)
DM (0x2018)
0
1
0 = NO INTERRUPT
1 = INTERRUPT
OCCURRED
PWM UPDATE
MODE SELECT
ADC
COUNTER
0 = CLKIN RATE
1 = CLKOUT RATE
AUX PWM
MODE SELECT
CHANNEL 1
SELECTION
0 = OFFSET MODE
1 = INDEPENDENT MODE
0 = I
SENSE
1 = VOLTAGE
CHANNEL 2
SELECTION
0 = I
SENSE
1 = VOLTAGE
CHANNEL 3
SELECTION
0 = I
SENSE
1 = VOLTAGE
SPORT 0
MODE SELECT
0 = SPORT MODE
1 = UART MODE
SPORT 0
SPI MODE
0 = SPORT
1 = SPI MODE
SPI CLOCK
POLARITY
0 = STANDARD
1 = REVERSE
SPI CLOCK
PHASE
0 = PHA0
1 = PHA1
NOT USED IN ADMCF341
SET BIT TO ZERO
Figure 29. Configuration of Status/Control Registers
Default bit values are shown; if no value is shown, the bit field is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written as shown.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2811 | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2811ACP-CML | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2811ACP-CML-RL | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812 | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD-MCX-RPSMAF | 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標準包裝:1 系列:* |
| AD-MD3FF | 制造商:Pan Pacific 功能描述: |
| AD-MD4FF | 制造商:Pan Pacific 功能描述: |
| AD-MD6F/D5M | 制造商:Pan Pacific 功能描述: |
| AD-MD6FF | 制造商:Pan Pacific 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。