- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10979 > AD9952YSVZ (Analog Devices Inc)IC DDS 14BIT DAC 1.8V 48-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9952YSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/28頁 |
| 文件大小： | 0K |
| 描述： | IC DDS 14BIT DAC 1.8V 48-TQFP |
| 產品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 400MHz |
| 調節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應商設備封裝： | 48-TQFP 裸露焊盤（7x7） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 552 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9952
Rev. B | Page 13 of 28
THEORY OF OPERATION
COMPONENT BLOCKS
DDS Core
The output frequency (fO) of the DDS is a function of the
frequency of the system clock (SYSCLK), the value of the
frequency tuning word (FTW), and the capacity of the
accumulator (232, in this case). The exact relationship is given
below with fS defined as the frequency of SYSCLK.
(
)
( )
31
32
2
0
2
/
≤
=
FTW
with
f
FTW
f
S
O
(
)
(
)
1
–
2
/
–
1
32
31
32
<
×
=
FTW
with
FTW
f
S
O
The value at the output of the phase accumulator is translated to
an amplitude value via the COS(x) functional block and routed
to the DAC.
To introduce a phase offset, the phase offset word, or POW, is
used. The actual phase offset, F for the output of the DDS core,
is determined by the following relationship:
14
2
360 POW
=
Φ
In certain applications, it is desirable to force the output signal
to zero phase. Setting the FTW or POW to 0 does not
accomplish this; it only results in the DDS core holding its
current phase value or continuing to run at the current phase,
respectively. To set the phase offset to zero, a control bit is
required to force the phase accumulator output to zero. The bits
to clear the phase accumulator are found in Control Function
Register 1, Bit [13] and Bit [8].
At power-up, the clear phase accumulator bit is set to Logic 1,
but the buffer memory for this bit is cleared (Logic 0).
Therefore, upon power-up, the phase accumulator remains clear
until the first I/O UPDATE is issued.
Phase-Locked Loop (PLL)
The PLL allows multiplication of the REFCLK frequency.
Control of the PLL is accomplished by programming the 5-bit
REFCLK multiplier portion of Control Function Register 2
(CFR2), Bits [7:3].
When programmed for values ranging from 0x04 to 0x14
(4 decimal to 20 decimal), the PLL multiplies the REFCLK
input frequency by the corresponding decimal value. However,
the maximum output frequency of the PLL is restricted to
400 MHz. Whenever the PLL value is changed, the user should
be aware that time must be allocated to allow the PLL to lock
(approximately 1 ms).
The PLL is bypassed by programming a value outside the range
of 4 (decimal) to 20 (decimal). When bypassed, the PLL is shut
down to conserve power.
Clock Input
The AD9952 supports various clock methodologies. Support for
differential or single-ended input clocks and enabling of an on-
chip oscillator and/or a PLL multiplier is all controlled via user-
programmable bits. The AD9952 can be configured in one of
six operating modes to generate the system clock. The modes
are configured using the CLKMODESELECT pin, Control
Function Register 1 (CFR1) [4], and CFR2 [7:3]. Connect the
CLKMODESELECT external pin to logic high to enable the on-
chip crystal oscillator circuit. With the on-chip oscillator
enabled, connect an external crystal to the REFCLK and
REFCLKB inputs to produce a low frequency reference clock in
the range of 20 MHz to 30 MHz. The signal generated by the
oscillator is buffered before it is delivered to the rest of the chip.
This buffered signal is available via the CRYSTAL OUT pin.
CFR1 [4] can be used to enable or disable the buffer, turning on
or turning off the system clock. The oscillator itself is not
powered down to avoid long start-up times associated with
turning on a crystal oscillator. Writing CFR2 [9] to logic high
enables the crystal oscillator output buffer. Logic low at CFR2
[9] disables the oscillator output buffer.
Connecting CLKMODESELECT to logic low disables the on-
chip oscillator and the oscillator output buffer. With the
oscillator disabled, an external oscillator must provide the
REFCLK and/or REFCLKB signals. For differential operation,
these pins are driven with complementary signals. For single-
ended operation, a 0.1 F capacitor should be connected
between the unused pin and the analog power supply. With the
capacitor in place, the clock input pin bias voltage is 1.35 V. In
addition, the PLL can be used to multiply the reference
frequency by an integer value in the range of 4 (decimal) to 20
(decimal). Table 4 summarizes the clock modes of operation.
Note that the PLL multiplier is controlled via CFR2 [7:3],
independent of CFR1 [4].
相關PDF資料 |
PDF描述 |
|---|---|
| MC9S08DZ96MLF | MCU 8BIT 96K FLASH 48-LQFP |
| AD5933YRSZ | IC NTWK ANALYZER 12B 1MSP 16SSOP |
| MC908JL3EMPE | IC MCU 4K FLASH W/OSC 28-PDIP |
| MC908AP8CFAE | IC MCU 8K FLASH 8MHZ 48-LQFP |
| AD9851BRSZ | IC SYNTHESIZER DDS/DAC 28-SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9952YSVZ | 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9952 TQFP48 |
| AD9952YSVZ-REEL7 | 功能描述:IC DDS DAC 14BIT 1.8V 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9953 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9953/PCB | 制造商:Analog Devices 功能描述:400 MSPS, 14BIT DGTL SYNTHESIZER - Bulk |
| AD9953ASV | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。