- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10979 > AD9952YSVZ (Analog Devices Inc)IC DDS 14BIT DAC 1.8V 48-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9952YSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS 14BIT DAC 1.8V 48-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 400MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP 裸露焊盤（7x7） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9952
Rev. B | Page 21 of 28
After the completion of Phase 2, the AD9952 serial port
controller expects the next eight SCLK rising edges to be a new
instruction byte, followed by an appropriate number of data
bytes. See the Example Operation section of this document for
details.
All data written into the serial port is clocked into the I/O
buffer on the rising edge of SCLK. All data read back from the
serial port is clocked out on the falling edge of SCLK. Note that
the readback operation reads data from registers, not the I/O
buffers. If new data has been written to an I/O buffer, but an
I/O update has not occurred, the old data stored in the register
is read back (see Step 2: Transfer of I/O Buffers to Registers).
Also, the serial I/O port speed of 25 Mbps refers solely to the
speed of SCLK during a write operation. As the AD9952 does
not generate data, the readback operation is considered a debug
feature and is not supported beyond 1 Mbps.
Instruction Byte Details
The instruction byte contains the following information.
(MSB)
(LSB)
D7
D6
D5
D4
D3
D2
D1
D0
R/W
X
A5
A4
A3
A2
A1
R/W
Step 2: Transfer of I/O Buffers to Registers
—Bit 7 of the instruction byte determines whether a read or
write data transfer occurs after the instruction byte write. Logic
High indicates a read operation; a Logic 0 indicates a write
operation.
X, X—Bit 6 and Bit 5, respectively, of the instruction byte are
don’t care.
A5, A4, A3, A2, A1—Bit 4, Bit 3, Bit 2, Bit 1, and Bit 0,
respectively, of the instruction byte determine which register is
accessed during the data transfer portion of the communication
cycle.
When the desired setup data is written via the serial port to the I/O
buffers, the registers must be updated by issuing an I/O update
signal on the I/O UPDATE pin. The I/O update signal consists of a
logic high pulse (DVDD_I/O) on the I/O UPDATE pin.
As shown in Figure 24, the I/O update pulse is sampled
synchronously by the AD9952 on the rising edge of
SYNC_CLK. Therefore, the I/O update pulse needs to be set up
to the rising edge of the SYNC_CLK signal.
DVDD I/O =
3.3V
4ns
1.8V
6ns
DVDD I/O =
I/O UPDATE TO
SYNC_CLK SETUP TIME =
TSU
SYNC_CLK
I/O UPDATE
03358-
025
Figure 24. Setup Time for I/O Update Pulse for Synchronous Data Transfer
To transfer data without having to monitor the SYNC_CLK
signal and without having to guarantee setup time, an alternate
method is to provide an I/O update pulse for more than one
SYNC_CLK period (more than four SYSCLK periods)
asynchronously. If this is done, the I/O update pulse overlaps
with at least one SYNC_CLK rising edge. However, there is no
guarantee of which SYNC_CLK rising edge transfers the I/O
buffer data to the registers. This method introduces an
ambiguity of one SYNC_CLK cycle (four SYSCLK cycles) in the
calculation of the propagation delay and should be avoided if
propagation delay of data transfers is an important
consideration. This method is shown in Figure 25.
SYNC_CLK
I/O UPDATE
I/O UPDATE HIGH PULSE GREATER THAN 1 SYNC_CLK PERIOD
03358-
026
Figure 25. I/O Update Pulse in Asynchronous Data Transfer
It should be noted that the exact transfer of data from the I/O
buffers to the registers actually occurs one SYNC_CLK cycle
after the I/O update signal is detected by the AD9952, as shown
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08DZ96MLF | MCU 8BIT 96K FLASH 48-LQFP |
| AD5933YRSZ | IC NTWK ANALYZER 12B 1MSP 16SSOP |
| MC908JL3EMPE | IC MCU 4K FLASH W/OSC 28-PDIP |
| MC908AP8CFAE | IC MCU 8K FLASH 8MHZ 48-LQFP |
| AD9851BRSZ | IC SYNTHESIZER DDS/DAC 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9952YSVZ | 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9952 TQFP48 |
| AD9952YSVZ-REEL7 | 功能描述:IC DDS DAC 14BIT 1.8V 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9953 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9953/PCB | 制造商:Analog Devices 功能描述:400 MSPS, 14BIT DGTL SYNTHESIZER - Bulk |
| AD9953ASV | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。