- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10979 > AD9952YSVZ (Analog Devices Inc)IC DDS 14BIT DAC 1.8V 48-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9952YSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 15/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS 14BIT DAC 1.8V 48-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 400MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP 裸露焊盤（7x7） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 552 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD9952
Rev. B | Page 22 of 28
SYSCLK
SYNC_CLK
I/O UPDATE
DATA IN
I/O BUFFERS
DATA IN
REGISTERS
AB
DATA 1
DATA 2
DATA 3
DATA 0
DATA 1
DATA 2
THE DEVICE REGISTERS AN I/O UPDATE AT POINT A. THE DATA IS TRANSFERRED FROM THE I/O BUFFERS AT POINT B.
03
35
8-
0
31
Figure 26. Timing of I/O Update Signal vs. Actual Register Update
Serial Interface Port Pin Description
SCLK—Serial Clock. The serial clock pin is used to synchronize
data to and from the AD9952 and to run the internal state
machines. SCLK maximum frequency is 25 MHz.
CS—Chip Select Bar. CS is active low input that allows more
than one device on the same serial communication line. The
SDO pin and SDIO pin go to a high impedance state when this
input is high. If driven high during any communication cycle,
the cycle is suspended until CS is reactivated low. Chip select
can be tied low in systems that maintain control of SCLK.
When toggling CS, it is important that care is taken to meet the
clock setup time with respect to the falling edge of CS and TCSU
(see Figure 27).
SDIO—Serial Data I/O. Data is always written into the AD9952
on this pin. However, this pin can be used as a bidirectional
data line. Bit 9 of Register 0x00 controls the configuration of
this pin. The default is Logic 0, which configures the SDIO pin
as bidirectional. In order to guarantee proper serial I/O port
operation (see Figure 27), data on this pin must be set up and held
to the rising edge of SCLK on read operations.
SDO—Serial Data Out. Data is read from this pin for protocols
that use separate lines for transmitting and receiving data. In
the case where the AD9952 operates in a single bidirectional
I/O mode, this pin does not output data and is set to a high
impedance state.
IOSYNC—Synchronizes the I/O port state machines without
affecting the registers’ contents. An active high input on the
IOSYNC pin causes the current communication cycle to abort.
After IOSYNC returns low (Logic 0), another communication
cycle can begin, starting with the instruction byte write.
● ● ●
SCLK
SDIO
CS
TCSU
TDSU
TDH
DVDD I/O = 3.3V
TCSU = 3ns
TDSU = 3ns
TDH = 0ns
DVDD I/O = 1.8V
TCSU = 5ns
TDSU = 5ns
TDH = 0ns
03
35
8-
0
32
Figure 27. Serial Port I/O Setup (TCSU, TDSU) and Hold (TDH) Times
TDV = 25ns
SCLK
SDIO
SDO
03
35
8-
03
3
Figure 28. Serial Port I/O Data Valid Time (TDV) During Readback
MSB/LSB Transfers
The AD9952 serial port can support both most significant bit
(MSB) first or least significant bit (LSB) first data formats. The
control register, Register 0x00, Bit 8, controls this functionality.
The default value of Register 0x00 [8] is low (MSB first).
When the control register (0x00 [8]) is set high, the AD9952
serial port is in LSB-first format. The instruction byte must be
written in the format indicated by the control register (0x00
[8]), and the instruction byte must be written from least
significant bit to most significant bit (right to left in the table
located in the Instruction Byte Details section).
Note that even in LSB-first mode, the two respective phases of
the communication cycle, the instruction byte phase and the
data communication phase, retain their respective positions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08DZ96MLF | MCU 8BIT 96K FLASH 48-LQFP |
| AD5933YRSZ | IC NTWK ANALYZER 12B 1MSP 16SSOP |
| MC908JL3EMPE | IC MCU 4K FLASH W/OSC 28-PDIP |
| MC908AP8CFAE | IC MCU 8K FLASH 8MHZ 48-LQFP |
| AD9851BRSZ | IC SYNTHESIZER DDS/DAC 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9952YSVZ | 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9952 TQFP48 |
| AD9952YSVZ-REEL7 | 功能描述:IC DDS DAC 14BIT 1.8V 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9953 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9953/PCB | 制造商:Analog Devices 功能描述:400 MSPS, 14BIT DGTL SYNTHESIZER - Bulk |
| AD9953ASV | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。