- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8963 > AD9772AASTZ (Analog Devices Inc)IC DAC 14BIT 160MSPS 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9772AASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 160MSPS 48-LQFP |
| 產品培訓模塊： | DAC Architectures |
| 標準包裝： | 1 |
| 系列： | TxDAC+® |
| 設置時間： | 11ns |
| 位數(shù)： | 14 |
| 數(shù)據接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 272mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 160M |
| 產品目錄頁面： | 785 (CN2011-ZH PDF) |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9772A
Rev. C | Page 10 of 40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
48 47 46 45 44
39 38 37
43 42 41 40
PIN 1
IDENTIFIER
TOP VIEW
(Not to Scale)
SLEEP
LPF
PLLVDD
PLLCOM
CLKVDD
CLKCOM
CLK–
DCOM
(MSB) DB13
DB12
DB11
DB10
DB9
NC = NO CONNECT
DB8
DB7
DB6
DB5
CLK+
DIV0
DIV1
RESET
AD9772A
DB4
PLLLOCK
DV
D
DV
D
AV
D
AV
D
ACO
M
I OU
T
A
IOU
T
B
ACO
M
FS
A
D
J
RE
F
IO
RE
F
L
O
ACO
M
DB
3
DB
2
DB
1
(L
S
B
)DB0
MO
D
0
MO
D
1
DCO
M
DCO
M
DV
D
DV
D
NC
0
22
53
-00
6
Figure 6. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2, 19, 20
DCOM
Digital Common.
3
DB13
Most Significant Data Bit (MSB).
4 to 15
DB12 to DB1
Data Bit 1 to Data Bit 12.
16
DB0
Least Significant Data Bit (LSB).
17
MOD0
Digital High-Pass Filter Response. Active high. This pin invokes the digital high-pass filter response (that is,
half-wave digital mixing mode). Note that quarter-wave digital mixing occurs if this pin and the MOD1 pin
are set high.
18
MOD1
Zero-Stuffing Mode. Active high. This pin invokes zero-stuffing mode. Note that quarter-wave digital mixing
occurs if this pin and the MOD0 pin are set high.
23, 24
NC
No Connect. Leave open.
21, 22, 47, 48
DVDD
Digital Supply Voltage (3.1 V to 3.5 V).
25
PLLLOCK
Lock Signal of the Phase-Lock Loop. This pin provides the lock signal of the phase-lock loop when the PLL
clock multiplier is enabled, and provides the 1× clock output when the PLL clock multiplier is disabled. High
indicates that PLL is locked to the input clock. The maximum fanout is 1 (that is, <10 pF).
26
RESET
Internal Divider Reset. This pin can reset the internal driver to synchronize the internal 1× clock to the input
data and/or multiple AD9772A devices. The reset is initiated if this pin is momentarily brought high when
PLL is disabled.
27, 28
DIV1, DIV0
PLL Prescaler Divide Ratio. DIV1 and DIV0 set the prescaler divide ratio of the PLL (refer to Table 10).
29
CLK+
Noninverting Input to Differential Clock. Bias this pin to the midsupply (that is, CLKVDD/2).
30
CLK
Inverting Input to Differential Clock. Bias this pin to the midsupply (that is, CLKVDD/2).
31
CLKCOM
Clock Input Common.
32
CLKVDD
Clock Input Supply Voltage (3.1 V to 3.5 V).
33
PLLCOM
Phase-Lock Loop Common.
34
PLLVDD
Phase-Lock Loop (PLL) Supply Voltage (3.1 V to 3.5 V). To disable the PLL clock multiplier, connect PLLVDD to
PLLCOM.
35
LPF
PLL Loop Filter Node. This pin should be left as a no connect (open) unless the DAC update rate is less than
10 MSPS, in which case a series RC should be connected from LPF to PLLVDD as indicated in Figure 61.
36
SLEEP
Power-Down Control Input. Active high. When this pin is not used, connect it to ACOM.
37, 41, 44
ACOM
Analog Common.
38
REFLO
Reference Ground When Internal 1.2 V Reference Is Used. Connect this pin to AVDD to disable the internal
reference.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3450L32-15P | CONN RCPT 8POS WALL MNT W/PINS |
| ADV7123JSTZ330 | IC DAC VIDEO 3CH 330MHZ 48-LQFP |
| MS27484T24B4P | CONN PLUG 56POS STRAIGHT W/PINS |
| VI-263-MW-S | CONVERTER MOD DC/DC 24V 100W |
| VI-263-MW-F4 | CONVERTER MOD DC/DC 24V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9772AASTZRL | 功能描述:IC DAC 14BIT 160MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:TxDAC+® 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9772A-EB | 制造商:Analog Devices 功能描述:14 BIT DAC W/2X INTERPOLATION 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9772A - Bulk |
| AD9772A-EBZ | 功能描述:BOARD EVAL FOR AD9772A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:TxDAC+® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9772AST | 制造商:Rochester Electronics LLC 功能描述:14 BIT DAC W/2X INTERPOLA - Tape and Reel |
| AD9772EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復。